blob: d924673c18b2b6a4e4755e9fb5608f9e900aec3b [file] [log] [blame]
wdenk0157ced2002-10-21 17:04:47 +00001/*
Wolfgang Denk91a76752010-07-24 20:22:02 +02002 * (C) Copyright 2002-2010
wdenk0157ced2002-10-21 17:04:47 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __ASM_GBL_DATA_H
25#define __ASM_GBL_DATA_H
Eran Libertyf046ccd2005-07-28 10:08:46 -050026
Peter Tyser34694242009-09-21 11:20:37 -050027#include "config.h"
Eran Libertyf046ccd2005-07-28 10:08:46 -050028#include "asm/types.h"
29
Simon Glass5cb48582012-12-13 20:48:30 +000030/* Architecture-specific global data */
31struct arch_global_data {
Simon Glass1206c182012-12-13 20:48:44 +000032#if defined(CONFIG_8xx)
33 unsigned long brg_clk;
34#endif
35#if defined(CONFIG_CPM2)
Simon Glass748cd052012-12-13 20:48:46 +000036 /* There are many clocks on the MPC8260 - see page 9-5 */
37 unsigned long vco_out;
38 unsigned long cpm_clk;
39 unsigned long scc_clk;
Simon Glass1206c182012-12-13 20:48:44 +000040 unsigned long brg_clk;
41#endif
42#if defined(CONFIG_QE)
43 u32 brg_clk;
44#endif
Simon Glassc6731fe2012-12-13 20:48:47 +000045 /* TODO: sjg@chromium.org: Should these be unslgned long? */
46#if defined(CONFIG_MPC83xx)
47 /* There are other clocks in the MPC83XX */
48 u32 csb_clk;
49# if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
50 defined(CONFIG_MPC834x) || defined(CONFIG_MPC837x)
51 u32 tsec1_clk;
52 u32 tsec2_clk;
53 u32 usbdr_clk;
54# elif defined(CONFIG_MPC8309)
55 u32 usbdr_clk;
56# endif
57# if defined(CONFIG_MPC834x)
58 u32 usbmph_clk;
59# endif /* CONFIG_MPC834x */
60# if defined(CONFIG_MPC8315)
61 u32 tdm_clk;
62# endif
63 u32 core_clk;
64 u32 enc_clk;
65 u32 lbiu_clk;
66 u32 lclk_clk;
67# if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
68 defined(CONFIG_MPC837x)
69 u32 pciexp1_clk;
70 u32 pciexp2_clk;
71# endif
72# if defined(CONFIG_MPC837x) || defined(CONFIG_MPC8315)
73 u32 sata_clk;
74# endif
75# if defined(CONFIG_MPC8360)
76 u32 mem_sec_clk;
77# endif /* CONFIG_MPC8360 */
78#endif
Simon Glass67ac13b2012-12-13 20:48:48 +000079#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
80 u32 lbc_clk;
81 void *cpu;
82#endif /* CONFIG_MPC85xx || CONFIG_MPC86xx */
Simon Glass5cb48582012-12-13 20:48:30 +000083};
84
wdenk0157ced2002-10-21 17:04:47 +000085/*
86 * The following data structure is placed in some memory wich is
87 * available very early after boot (like DPRAM on MPC8xx/MPC82xx, or
88 * some locked parts of the data cache) to allow for a minimum set of
89 * global variables during system initialization (until we have set
90 * up the memory controller so that we can use RAM).
wdenk0157ced2002-10-21 17:04:47 +000091 */
92
93typedef struct global_data {
94 bd_t *bd;
95 unsigned long flags;
Simon Glassa7e5ee92012-10-12 14:21:14 +000096 unsigned int baudrate;
Bryan O'Donoghue77ff7b72008-02-17 22:57:47 +000097 unsigned long cpu_clk; /* CPU clock in Hz! */
wdenk0157ced2002-10-21 17:04:47 +000098 unsigned long bus_clk;
Simon Glass9fb23622012-12-13 20:48:45 +000099 /* We cannot bracket this with CONFIG_PCI due to mpc5xxx */
Simon Glassc6731fe2012-12-13 20:48:47 +0000100 unsigned long pci_clk;
roy zang4c527832006-11-02 18:49:51 +0800101 unsigned long mem_clk;
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530102#if defined(CONFIG_FSL_ESDHC)
Kumar Galaef50d6c2008-08-12 11:14:19 -0500103 u32 sdhc_clk;
104#endif
Peter Tyser0f898602009-05-22 17:23:24 -0500105#if defined(CONFIG_MPC83xx) || defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
Timur Tabi943afa22008-01-09 14:35:26 -0600106 u32 i2c1_clk;
107 u32 i2c2_clk;
108#endif
Dave Liu5f820432006-11-03 19:33:44 -0600109#if defined(CONFIG_QE)
110 u32 qe_clk;
Dave Liu7737d5c2006-11-03 12:11:15 -0600111 uint mp_alloc_base;
112 uint mp_alloc_top;
Dave Liu5f820432006-11-03 19:33:44 -0600113#endif /* CONFIG_QE */
Kumar Galaf0600542008-06-11 00:44:10 -0500114#if defined(CONFIG_FSL_LAW)
115 u32 used_laws;
116#endif
Kumar Gala94e94112009-11-12 10:26:16 -0600117#if defined(CONFIG_E500)
118 u32 used_tlb_cams[(CONFIG_SYS_NUM_TLBCAMS+31)/32];
119#endif
wdenkcbd8a352004-02-24 02:00:03 +0000120#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000121 unsigned long ipb_clk;
wdenk945af8d2003-07-16 21:53:01 +0000122#endif
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200123#if defined(CONFIG_MPC512X)
Grzegorz Bernacki5d49e0e2008-01-11 12:03:43 +0100124 u32 ips_clk;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200125 u32 csb_clk;
126#endif /* CONFIG_MPC512X */
wdenk983fda82004-10-28 00:09:35 +0000127#if defined(CONFIG_MPC8220)
128 unsigned long bExtUart;
129 unsigned long inp_clk;
wdenk983fda82004-10-28 00:09:35 +0000130 unsigned long vco_clk;
131 unsigned long pev_clk;
132 unsigned long flb_clk;
133#endif
Becky Bruceb57ca3e2008-06-09 20:37:16 -0500134 phys_size_t ram_size; /* RAM size */
wdenk0157ced2002-10-21 17:04:47 +0000135 unsigned long reset_status; /* reset status register at boot */
Peter Tyser0f898602009-05-22 17:23:24 -0500136#if defined(CONFIG_MPC83xx)
Nick Spence46497052008-08-28 14:09:19 -0700137 unsigned long arbiter_event_attributes;
138 unsigned long arbiter_event_address;
139#endif
wdenk0157ced2002-10-21 17:04:47 +0000140 unsigned long env_addr; /* Address of Environment struct */
141 unsigned long env_valid; /* Checksum of Environment valid? */
142 unsigned long have_console; /* serial_init() was called */
Graeme Russ9558b482011-09-01 00:48:27 +0000143#ifdef CONFIG_PRE_CONSOLE_BUFFER
144 unsigned long precon_buf_idx; /* Pre-Console buffer index */
145#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#if defined(CONFIG_SYS_ALLOC_DPRAM) || defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +0000147 unsigned int dp_alloc_base;
148 unsigned int dp_alloc_top;
149#endif
Stefan Roesef10493c2007-10-23 11:31:05 +0200150#if defined(CONFIG_4xx)
151 u32 uart_clk;
152#endif /* CONFIG_4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#if defined(CONFIG_SYS_GT_6426x)
wdenk0157ced2002-10-21 17:04:47 +0000154 unsigned int mirror_hack[16];
155#endif
wdenk756f5862005-04-03 15:51:42 +0000156#if defined(CONFIG_A3000) || \
157 defined(CONFIG_HIDDEN_DRAGON) || \
158 defined(CONFIG_MUSENKI) || \
159 defined(CONFIG_SANDPOINT)
wdenk0157ced2002-10-21 17:04:47 +0000160 void * console_addr;
161#endif
wdenkc7de8292002-11-19 11:04:11 +0000162 unsigned long relocaddr; /* Start address of U-Boot in RAM */
wdenk0157ced2002-10-21 17:04:47 +0000163#if defined(CONFIG_LCD) || defined(CONFIG_VIDEO)
164 unsigned long fb_base; /* Base address of framebuffer memory */
165#endif
wdenk667122a2003-07-15 21:50:34 +0000166#if defined(CONFIG_POST) || defined(CONFIG_LOGBUFFER)
wdenk228f29a2002-12-08 09:53:23 +0000167 unsigned long post_log_word; /* Record POST activities */
Valentin Longchamp79843952011-08-03 02:37:01 +0000168 unsigned long post_log_res; /* success of POST test */
wdenk4532cb62003-04-27 22:52:51 +0000169 unsigned long post_init_f_time; /* When post_init_f started */
wdenk228f29a2002-12-08 09:53:23 +0000170#endif
wdenk0157ced2002-10-21 17:04:47 +0000171#ifdef CONFIG_BOARD_TYPES
172 unsigned long board_type;
173#endif
wdenk4532cb62003-04-27 22:52:51 +0000174#ifdef CONFIG_MODEM_SUPPORT
175 unsigned long do_mdm_init;
176 unsigned long be_quiet;
177#endif
Stefan Roese3ad63872007-08-21 16:27:57 +0200178#if defined(CONFIG_LWMON) || defined(CONFIG_LWMON5)
wdenk4532cb62003-04-27 22:52:51 +0000179 unsigned long kbd_status;
wdenk8bde7f72003-06-27 21:31:46 +0000180#endif
Dirk Eibach2da0fc02011-01-21 09:31:21 +0100181#ifdef CONFIG_SYS_FPGA_COUNT
182 unsigned fpga_state[CONFIG_SYS_FPGA_COUNT];
183#endif
Yuri Tikhonovd32a8742008-04-06 19:19:14 +0200184#if defined(CONFIG_WD_MAX_RATE)
185 unsigned long long wdt_last; /* trace watch-dog triggering rate */
186#endif
wdenk27b207f2003-07-24 23:38:38 +0000187 void **jt; /* jump table */
Wolfgang Denk91a76752010-07-24 20:22:02 +0200188 char env_buf[32]; /* buffer for getenv() before reloc. */
Simon Glass5cb48582012-12-13 20:48:30 +0000189 struct arch_global_data arch; /* architecture-specific data */
wdenk0157ced2002-10-21 17:04:47 +0000190} gd_t;
191
Mike Frysinger47fde912012-03-18 14:31:24 +0000192#include <asm-generic/global_data_flags.h>
wdenk0157ced2002-10-21 17:04:47 +0000193
194#if 1
Wolfgang Denke7670f62008-02-14 22:43:22 +0100195#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
wdenk0157ced2002-10-21 17:04:47 +0000196#else /* We could use plain global data, but the resulting code is bigger */
197#define XTRN_DECLARE_GLOBAL_DATA_PTR extern
198#define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
199 gd_t *gd
200#endif
201
202#endif /* __ASM_GBL_DATA_H */