blob: b1763b18bbe6d1e8541f83d2980ccd5f930de8f7 [file] [log] [blame]
wdenkba56f622004-02-06 23:19:44 +00001/*-----------------------------------------------------------------------------+
Josh Boyer31773492009-08-07 13:53:20 -04002 * This source code is dual-licensed. You may use it under the terms of the
3 * GNU General Public License version 2, or under the license below.
wdenkba56f622004-02-06 23:19:44 +00004 *
Wolfgang Denk265817c2005-09-25 00:53:22 +02005 * This source code has been made available to you by IBM on an AS-IS
6 * basis. Anyone receiving this source is licensed under IBM
7 * copyrights to use it in any way he or she deems fit, including
8 * copying it, modifying it, compiling it, and redistributing it either
9 * with or without modifications. No license under IBM patents or
10 * patent applications is to be implied by the copyright license.
wdenkba56f622004-02-06 23:19:44 +000011 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020012 * Any user of this software should understand that IBM cannot provide
13 * technical support for this software and will not be responsible for
14 * any consequences resulting from the use of this software.
wdenkba56f622004-02-06 23:19:44 +000015 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020016 * Any person who transfers this source code or any derivative work
17 * must include the IBM copyright notice, this paragraph, and the
18 * preceding two paragraphs in the transferred software.
wdenkba56f622004-02-06 23:19:44 +000019 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020020 * COPYRIGHT I B M CORPORATION 1995
21 * LICENSED MATERIAL - PROGRAM PROPERTY OF I B M
wdenkba56f622004-02-06 23:19:44 +000022 *-----------------------------------------------------------------------------*/
23/*-----------------------------------------------------------------------------+
24 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020025 * File Name: enetemac.c
wdenkba56f622004-02-06 23:19:44 +000026 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020027 * Function: Device driver for the ethernet EMAC3 macro on the 405GP.
wdenkba56f622004-02-06 23:19:44 +000028 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020029 * Author: Mark Wisner
wdenkba56f622004-02-06 23:19:44 +000030 *
31 * Change Activity-
32 *
Wolfgang Denk265817c2005-09-25 00:53:22 +020033 * Date Description of Change BY
34 * --------- --------------------- ---
35 * 05-May-99 Created MKW
36 * 27-Jun-99 Clean up JWB
37 * 16-Jul-99 Added MAL error recovery and better IP packet handling MKW
38 * 29-Jul-99 Added Full duplex support MKW
39 * 06-Aug-99 Changed names for Mal CR reg MKW
40 * 23-Aug-99 Turned off SYE when running at 10Mbs MKW
41 * 24-Aug-99 Marked descriptor empty after call_xlc MKW
42 * 07-Sep-99 Set MAL RX buffer size reg to ENET_MAX_MTU_ALIGNED / 16 MCG
43 * to avoid chaining maximum sized packets. Push starting
44 * RX descriptor address up to the next cache line boundary.
45 * 16-Jan-00 Added support for booting with IP of 0x0 MKW
46 * 15-Mar-00 Updated enetInit() to enable broadcast addresses in the
Niklaus Gigerddc922f2009-10-04 20:04:20 +020047 * EMAC0_RXM register. JWB
Wolfgang Denk265817c2005-09-25 00:53:22 +020048 * 12-Mar-01 anne-sophie.harnois@nextream.fr
49 * - Variables are compatible with those already defined in
50 * include/net.h
51 * - Receive buffer descriptor ring is used to send buffers
52 * to the user
53 * - Info print about send/received/handled packet number if
54 * INFO_405_ENET is set
55 * 17-Apr-01 stefan.roese@esd-electronics.com
56 * - MAL reset in "eth_halt" included
57 * - Enet speed and duplex output now in one line
58 * 08-May-01 stefan.roese@esd-electronics.com
59 * - MAL error handling added (eth_init called again)
60 * 13-Nov-01 stefan.roese@esd-electronics.com
Niklaus Gigerddc922f2009-10-04 20:04:20 +020061 * - Set IST bit in EMAC0_MR1 reg upon 100MBit or full duplex
Wolfgang Denk265817c2005-09-25 00:53:22 +020062 * 04-Jan-02 stefan.roese@esd-electronics.com
63 * - Wait for PHY auto negotiation to complete added
64 * 06-Feb-02 stefan.roese@esd-electronics.com
65 * - Bug fixed in waiting for auto negotiation to complete
66 * 26-Feb-02 stefan.roese@esd-electronics.com
67 * - rx and tx buffer descriptors now allocated (no fixed address
68 * used anymore)
69 * 17-Jun-02 stefan.roese@esd-electronics.com
70 * - MAL error debug printf 'M' removed (rx de interrupt may
71 * occur upon many incoming packets with only 4 rx buffers).
wdenkba56f622004-02-06 23:19:44 +000072 *-----------------------------------------------------------------------------*
Wolfgang Denk265817c2005-09-25 00:53:22 +020073 * 17-Nov-03 travis.sawyer@sandburst.com
74 * - ported from 405gp_enet.c to utilized upto 4 EMAC ports
75 * in the 440GX. This port should work with the 440GP
76 * (2 EMACs) also
77 * 15-Aug-05 sr@denx.de
78 * - merged 405gp_enet.c and 440gx_enet.c to generic 4xx_enet.c
79 now handling all 4xx cpu's.
wdenkba56f622004-02-06 23:19:44 +000080 *-----------------------------------------------------------------------------*/
81
82#include <config.h>
wdenkba56f622004-02-06 23:19:44 +000083#include <common.h>
84#include <net.h>
85#include <asm/processor.h>
Stefan Roese2d834762007-10-23 14:03:17 +020086#include <asm/io.h>
Stefan Roeseff768cb2007-10-31 18:01:24 +010087#include <asm/cache.h>
88#include <asm/mmu.h>
wdenkba56f622004-02-06 23:19:44 +000089#include <commproc.h>
Stefan Roeseb36df562010-09-09 19:18:00 +020090#include <asm/ppc4xx.h>
91#include <asm/ppc4xx-emac.h>
92#include <asm/ppc4xx-mal.h>
wdenkba56f622004-02-06 23:19:44 +000093#include <miiphy.h>
94#include <malloc.h>
wdenkba56f622004-02-06 23:19:44 +000095
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -050096#if !(defined(CONFIG_MII) || defined(CONFIG_CMD_MII))
Stefan Roesed6c61aa2005-08-16 18:18:00 +020097#error "CONFIG_MII has to be defined!"
98#endif
wdenkba56f622004-02-06 23:19:44 +000099
Stefan Roese1e25f952005-10-20 16:34:28 +0200100#if defined(CONFIG_NETCONSOLE) && !defined(CONFIG_NET_MULTI)
101#error "CONFIG_NET_MULTI has to be defined for NetConsole"
102#endif
103
Wolfgang Denk265817c2005-09-25 00:53:22 +0200104#define EMAC_RESET_TIMEOUT 1000 /* 1000 ms reset timeout */
Stefan Roese1338e6a2007-10-23 14:05:08 +0200105#define PHY_AUTONEGOTIATE_TIMEOUT 5000 /* 5000 ms autonegotiate timeout */
wdenkba56f622004-02-06 23:19:44 +0000106
wdenkba56f622004-02-06 23:19:44 +0000107/* Ethernet Transmit and Receive Buffers */
108/* AS.HARNOIS
109 * In the same way ENET_MAX_MTU and ENET_MAX_MTU_ALIGNED are set from
110 * PKTSIZE and PKTSIZE_ALIGN (include/net.h)
111 */
Wolfgang Denk265817c2005-09-25 00:53:22 +0200112#define ENET_MAX_MTU PKTSIZE
wdenkba56f622004-02-06 23:19:44 +0000113#define ENET_MAX_MTU_ALIGNED PKTSIZE_ALIGN
114
wdenkba56f622004-02-06 23:19:44 +0000115/*-----------------------------------------------------------------------------+
116 * Defines for MAL/EMAC interrupt conditions as reported in the UIC (Universal
117 * Interrupt Controller).
118 *-----------------------------------------------------------------------------*/
Stefan Roesed1631fe2008-06-26 13:40:57 +0200119#define ETH_IRQ_NUM(dev) (VECNUM_ETH0 + ((dev) * VECNUM_ETH1_OFFS))
120
121#if defined(CONFIG_HAS_ETH3)
122#if !defined(CONFIG_440GX)
123#define UIC_ETHx (UIC_MASK(ETH_IRQ_NUM(0)) || UIC_MASK(ETH_IRQ_NUM(1)) || \
124 UIC_MASK(ETH_IRQ_NUM(2)) || UIC_MASK(ETH_IRQ_NUM(3)))
125#else
126/* Unfortunately 440GX spreads EMAC interrupts on multiple UIC's */
127#define UIC_ETHx (UIC_MASK(ETH_IRQ_NUM(0)) || UIC_MASK(ETH_IRQ_NUM(1)))
128#define UIC_ETHxB (UIC_MASK(ETH_IRQ_NUM(2)) || UIC_MASK(ETH_IRQ_NUM(3)))
129#endif /* !defined(CONFIG_440GX) */
130#elif defined(CONFIG_HAS_ETH2)
131#define UIC_ETHx (UIC_MASK(ETH_IRQ_NUM(0)) || UIC_MASK(ETH_IRQ_NUM(1)) || \
132 UIC_MASK(ETH_IRQ_NUM(2)))
133#elif defined(CONFIG_HAS_ETH1)
134#define UIC_ETHx (UIC_MASK(ETH_IRQ_NUM(0)) || UIC_MASK(ETH_IRQ_NUM(1)))
135#else
136#define UIC_ETHx UIC_MASK(ETH_IRQ_NUM(0))
137#endif
138
139/*
140 * Define a default version for UIC_ETHxB for non 440GX so that we can
141 * use common code for all 4xx variants
142 */
143#if !defined(UIC_ETHxB)
144#define UIC_ETHxB 0
145#endif
146
147#define UIC_MAL_SERR UIC_MASK(VECNUM_MAL_SERR)
148#define UIC_MAL_TXDE UIC_MASK(VECNUM_MAL_TXDE)
149#define UIC_MAL_RXDE UIC_MASK(VECNUM_MAL_RXDE)
150#define UIC_MAL_TXEOB UIC_MASK(VECNUM_MAL_TXEOB)
151#define UIC_MAL_RXEOB UIC_MASK(VECNUM_MAL_RXEOB)
152
153#define MAL_UIC_ERR (UIC_MAL_SERR | UIC_MAL_TXDE | UIC_MAL_RXDE)
154#define MAL_UIC_DEF (UIC_MAL_RXEOB | MAL_UIC_ERR)
155
156/*
157 * We have 3 different interrupt types:
158 * - MAL interrupts indicating successful transfer
159 * - MAL error interrupts indicating MAL related errors
160 * - EMAC interrupts indicating EMAC related errors
161 *
162 * All those interrupts can be on different UIC's, but since
163 * now at least all interrupts from one type are on the same
164 * UIC. Only exception is 440GX where the EMAC interrupts are
165 * spread over two UIC's!
166 */
Stefan Roese5de85142008-06-26 17:36:39 +0200167#if defined(CONFIG_440GX)
168#define UIC_BASE_MAL UIC1_DCR_BASE
169#define UIC_BASE_MAL_ERR UIC2_DCR_BASE
170#define UIC_BASE_EMAC UIC2_DCR_BASE
171#define UIC_BASE_EMAC_B UIC3_DCR_BASE
172#else
Stefan Roesed1631fe2008-06-26 13:40:57 +0200173#define UIC_BASE_MAL (UIC0_DCR_BASE + (UIC_NR(VECNUM_MAL_TXEOB) * 0x10))
174#define UIC_BASE_MAL_ERR (UIC0_DCR_BASE + (UIC_NR(VECNUM_MAL_SERR) * 0x10))
175#define UIC_BASE_EMAC (UIC0_DCR_BASE + (UIC_NR(ETH_IRQ_NUM(0)) * 0x10))
Stefan Roesed1631fe2008-06-26 13:40:57 +0200176#define UIC_BASE_EMAC_B (UIC0_DCR_BASE + (UIC_NR(ETH_IRQ_NUM(0)) * 0x10))
177#endif
wdenkba56f622004-02-06 23:19:44 +0000178
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200179#undef INFO_4XX_ENET
wdenkba56f622004-02-06 23:19:44 +0000180
Wolfgang Denk265817c2005-09-25 00:53:22 +0200181#define BI_PHYMODE_NONE 0
182#define BI_PHYMODE_ZMII 1
wdenk3c74e322004-02-22 23:46:08 +0000183#define BI_PHYMODE_RGMII 2
Stefan Roese887e2ec2006-09-07 11:51:23 +0200184#define BI_PHYMODE_GMII 3
185#define BI_PHYMODE_RTBI 4
186#define BI_PHYMODE_TBI 5
Stefan Roesedbbd1252007-10-05 17:10:59 +0200187#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +0100188 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200189 defined(CONFIG_405EX)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200190#define BI_PHYMODE_SMII 6
191#define BI_PHYMODE_MII 7
Stefan Roese8ac41e32008-03-11 15:05:26 +0100192#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
193#define BI_PHYMODE_RMII 8
194#endif
Stefan Roese887e2ec2006-09-07 11:51:23 +0200195#endif
Victor Gallardo78d78232008-09-04 23:49:36 -0700196#define BI_PHYMODE_SGMII 9
wdenk3c74e322004-02-22 23:46:08 +0000197
Stefan Roese1941cce2007-10-05 17:35:10 +0200198#if defined(CONFIG_440SP) || defined(CONFIG_440SPE) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200199 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +0100200 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200201 defined(CONFIG_405EX)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200202#define SDR0_MFR_ETH_CLK_SEL_V(n) ((0x01<<27) / (n+1))
203#endif
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200204
Stefan Roese8ac41e32008-03-11 15:05:26 +0100205#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
206#define SDR0_ETH_CFG_CLK_SEL_V(n) (0x01 << (8 + n))
207#endif
208
209#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
210#define MAL_RX_CHAN_MUL 8 /* 460EX/GT uses MAL channel 8 for EMAC1 */
211#else
212#define MAL_RX_CHAN_MUL 1
213#endif
214
Victor Gallardo78d78232008-09-04 23:49:36 -0700215/*--------------------------------------------------------------------+
216 * Fixed PHY (PHY-less) support for Ethernet Ports.
217 *--------------------------------------------------------------------*/
218
219/*
220 * Some boards do not have a PHY for each ethernet port. These ports
221 * are known as Fixed PHY (or PHY-less) ports. For such ports, set
222 * the appropriate CONFIG_PHY_ADDR equal to CONFIG_FIXED_PHY and
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223 * then define CONFIG_SYS_FIXED_PHY_PORTS to define what the speed and
Victor Gallardo78d78232008-09-04 23:49:36 -0700224 * duplex should be for these ports in the board configuration
225 * file.
226 *
227 * For Example:
228 * #define CONFIG_FIXED_PHY 0xFFFFFFFF
229 *
230 * #define CONFIG_PHY_ADDR CONFIG_FIXED_PHY
231 * #define CONFIG_PHY1_ADDR 1
232 * #define CONFIG_PHY2_ADDR CONFIG_FIXED_PHY
233 * #define CONFIG_PHY3_ADDR 3
234 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235 * #define CONFIG_SYS_FIXED_PHY_PORT(devnum,speed,duplex) \
Victor Gallardo78d78232008-09-04 23:49:36 -0700236 * {devnum, speed, duplex},
237 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238 * #define CONFIG_SYS_FIXED_PHY_PORTS \
239 * CONFIG_SYS_FIXED_PHY_PORT(0,1000,FULL) \
240 * CONFIG_SYS_FIXED_PHY_PORT(2,100,HALF)
Victor Gallardo78d78232008-09-04 23:49:36 -0700241 */
242
243#ifndef CONFIG_FIXED_PHY
244#define CONFIG_FIXED_PHY 0xFFFFFFFF /* Fixed PHY (PHY-less) */
245#endif
246
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#ifndef CONFIG_SYS_FIXED_PHY_PORTS
248#define CONFIG_SYS_FIXED_PHY_PORTS /* default is an empty array */
Victor Gallardo78d78232008-09-04 23:49:36 -0700249#endif
250
251struct fixed_phy_port {
252 unsigned int devnum; /* ethernet port */
253 unsigned int speed; /* specified speed 10,100 or 1000 */
254 unsigned int duplex; /* specified duplex FULL or HALF */
255};
256
257static const struct fixed_phy_port fixed_phy_port[] = {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258 CONFIG_SYS_FIXED_PHY_PORTS /* defined in board configuration file */
Victor Gallardo78d78232008-09-04 23:49:36 -0700259};
260
wdenkba56f622004-02-06 23:19:44 +0000261/*-----------------------------------------------------------------------------+
262 * Global variables. TX and RX descriptors and buffers.
263 *-----------------------------------------------------------------------------*/
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200264
Stefan Roese1e25f952005-10-20 16:34:28 +0200265/*
266 * Get count of EMAC devices (doesn't have to be the max. possible number
267 * supported by the cpu)
Stefan Roese353f2682007-10-23 10:10:08 +0200268 *
269 * CONFIG_BOARD_EMAC_COUNT added so now a "dynamic" way to configure the
270 * EMAC count is possible. As it is needed for the Kilauea/Haleakala
271 * 405EX/405EXr eval board, using the same binary.
Stefan Roese1e25f952005-10-20 16:34:28 +0200272 */
Stefan Roese353f2682007-10-23 10:10:08 +0200273#if defined(CONFIG_BOARD_EMAC_COUNT)
274#define LAST_EMAC_NUM board_emac_count()
275#else /* CONFIG_BOARD_EMAC_COUNT */
Stefan Roese1e25f952005-10-20 16:34:28 +0200276#if defined(CONFIG_HAS_ETH3)
277#define LAST_EMAC_NUM 4
278#elif defined(CONFIG_HAS_ETH2)
279#define LAST_EMAC_NUM 3
280#elif defined(CONFIG_HAS_ETH1)
281#define LAST_EMAC_NUM 2
282#else
283#define LAST_EMAC_NUM 1
284#endif
Stefan Roese353f2682007-10-23 10:10:08 +0200285#endif /* CONFIG_BOARD_EMAC_COUNT */
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200286
Stefan Roese5fb692c2007-01-18 10:25:34 +0100287/* normal boards start with EMAC0 */
288#if !defined(CONFIG_EMAC_NR_START)
289#define CONFIG_EMAC_NR_START 0
290#endif
291
Stefan Roeseff768cb2007-10-31 18:01:24 +0100292#define MAL_RX_DESC_SIZE 2048
293#define MAL_TX_DESC_SIZE 2048
294#define MAL_ALLOC_SIZE (MAL_TX_DESC_SIZE + MAL_RX_DESC_SIZE)
295
wdenkba56f622004-02-06 23:19:44 +0000296/*-----------------------------------------------------------------------------+
297 * Prototypes and externals.
298 *-----------------------------------------------------------------------------*/
299static void enet_rcv (struct eth_device *dev, unsigned long malisr);
300
301int enetInt (struct eth_device *dev);
302static void mal_err (struct eth_device *dev, unsigned long isr,
303 unsigned long uic, unsigned long maldef,
304 unsigned long mal_errr);
305static void emac_err (struct eth_device *dev, unsigned long isr);
306
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200307extern int phy_setup_aneg (char *devname, unsigned char addr);
Mike Frysinger5700bb62010-07-27 18:35:08 -0400308extern int emac4xx_miiphy_read (const char *devname, unsigned char addr,
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200309 unsigned char reg, unsigned short *value);
Mike Frysinger5700bb62010-07-27 18:35:08 -0400310extern int emac4xx_miiphy_write (const char *devname, unsigned char addr,
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200311 unsigned char reg, unsigned short value);
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200312
Stefan Roese353f2682007-10-23 10:10:08 +0200313int board_emac_count(void);
314
Stefan Roese8ac41e32008-03-11 15:05:26 +0100315static void emac_loopback_enable(EMAC_4XX_HW_PST hw_p)
316{
317#if defined(CONFIG_440SPE) || \
318 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
319 defined(CONFIG_405EX)
320 u32 val;
321
Stefan Roesed1c3b272009-09-09 16:25:29 +0200322 mfsdr(SDR0_MFR, val);
Stefan Roese8ac41e32008-03-11 15:05:26 +0100323 val |= SDR0_MFR_ETH_CLK_SEL_V(hw_p->devnum);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200324 mtsdr(SDR0_MFR, val);
Stefan Roese8ac41e32008-03-11 15:05:26 +0100325#elif defined(CONFIG_460EX) || defined(CONFIG_460GT)
326 u32 val;
327
328 mfsdr(SDR0_ETH_CFG, val);
329 val |= SDR0_ETH_CFG_CLK_SEL_V(hw_p->devnum);
330 mtsdr(SDR0_ETH_CFG, val);
331#endif
332}
333
334static void emac_loopback_disable(EMAC_4XX_HW_PST hw_p)
335{
336#if defined(CONFIG_440SPE) || \
337 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
338 defined(CONFIG_405EX)
339 u32 val;
340
Stefan Roesed1c3b272009-09-09 16:25:29 +0200341 mfsdr(SDR0_MFR, val);
Stefan Roese8ac41e32008-03-11 15:05:26 +0100342 val &= ~SDR0_MFR_ETH_CLK_SEL_V(hw_p->devnum);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200343 mtsdr(SDR0_MFR, val);
Stefan Roese8ac41e32008-03-11 15:05:26 +0100344#elif defined(CONFIG_460EX) || defined(CONFIG_460GT)
345 u32 val;
346
347 mfsdr(SDR0_ETH_CFG, val);
348 val &= ~SDR0_ETH_CFG_CLK_SEL_V(hw_p->devnum);
349 mtsdr(SDR0_ETH_CFG, val);
350#endif
351}
352
wdenkba56f622004-02-06 23:19:44 +0000353/*-----------------------------------------------------------------------------+
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200354| ppc_4xx_eth_halt
wdenkba56f622004-02-06 23:19:44 +0000355| Disable MAL channel, and EMACn
wdenkba56f622004-02-06 23:19:44 +0000356+-----------------------------------------------------------------------------*/
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200357static void ppc_4xx_eth_halt (struct eth_device *dev)
wdenkba56f622004-02-06 23:19:44 +0000358{
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200359 EMAC_4XX_HW_PST hw_p = dev->priv;
Stefan Roese9ad31982008-03-19 16:35:12 +0100360 u32 val = 10000;
wdenkba56f622004-02-06 23:19:44 +0000361
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200362 out_be32((void *)EMAC0_IER + hw_p->hw_addr, 0x00000000); /* disable emac interrupts */
wdenkba56f622004-02-06 23:19:44 +0000363
364 /* 1st reset MAL channel */
365 /* Note: writing a 0 to a channel has no effect */
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200366#if defined(CONFIG_405EP) || defined(CONFIG_440EP) || defined(CONFIG_440GR)
Stefan Roesed1c3b272009-09-09 16:25:29 +0200367 mtdcr (MAL0_TXCARR, (MAL_CR_MMSR >> (hw_p->devnum * 2)));
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200368#else
Stefan Roesed1c3b272009-09-09 16:25:29 +0200369 mtdcr (MAL0_TXCARR, (MAL_CR_MMSR >> hw_p->devnum));
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200370#endif
Stefan Roesed1c3b272009-09-09 16:25:29 +0200371 mtdcr (MAL0_RXCARR, (MAL_CR_MMSR >> hw_p->devnum));
wdenkba56f622004-02-06 23:19:44 +0000372
373 /* wait for reset */
Stefan Roesed1c3b272009-09-09 16:25:29 +0200374 while (mfdcr (MAL0_RXCASR) & (MAL_CR_MMSR >> hw_p->devnum)) {
wdenkba56f622004-02-06 23:19:44 +0000375 udelay (1000); /* Delay 1 MS so as not to hammer the register */
Stefan Roese9ad31982008-03-19 16:35:12 +0100376 val--;
377 if (val == 0)
wdenkba56f622004-02-06 23:19:44 +0000378 break;
wdenkba56f622004-02-06 23:19:44 +0000379 }
380
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200381 /* provide clocks for EMAC internal loopback */
Stefan Roese8ac41e32008-03-11 15:05:26 +0100382 emac_loopback_enable(hw_p);
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200383
Stefan Roese8ac41e32008-03-11 15:05:26 +0100384 /* EMAC RESET */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200385 out_be32((void *)EMAC0_MR0 + hw_p->hw_addr, EMAC_MR0_SRST);
wdenkba56f622004-02-06 23:19:44 +0000386
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200387 /* remove clocks for EMAC internal loopback */
Stefan Roese8ac41e32008-03-11 15:05:26 +0100388 emac_loopback_disable(hw_p);
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200389
Stefan Roesea93316c2005-10-18 19:17:12 +0200390#ifndef CONFIG_NETCONSOLE
Stefan Roesec157d8e2005-08-01 16:41:48 +0200391 hw_p->print_speed = 1; /* print speed message again next time */
Stefan Roesea93316c2005-10-18 19:17:12 +0200392#endif
Stefan Roesec157d8e2005-08-01 16:41:48 +0200393
Stefan Roese4c9e8552008-03-19 16:20:49 +0100394#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
395 /* don't bypass the TAHOE0/TAHOE1 cores for Linux */
Stefan Roese9ad31982008-03-19 16:35:12 +0100396 mfsdr(SDR0_ETH_CFG, val);
397 val &= ~(SDR0_ETH_CFG_TAHOE0_BYPASS | SDR0_ETH_CFG_TAHOE1_BYPASS);
398 mtsdr(SDR0_ETH_CFG, val);
Stefan Roese4c9e8552008-03-19 16:20:49 +0100399#endif
400
wdenkba56f622004-02-06 23:19:44 +0000401 return;
402}
403
Stefan Roese846b0dd2005-08-08 12:42:22 +0200404#if defined (CONFIG_440GX)
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200405int ppc_4xx_eth_setup_bridge(int devnum, bd_t * bis)
wdenk855a4962004-03-14 18:23:55 +0000406{
407 unsigned long pfc1;
408 unsigned long zmiifer;
409 unsigned long rmiifer;
410
Stefan Roesed1c3b272009-09-09 16:25:29 +0200411 mfsdr(SDR0_PFC1, pfc1);
wdenk855a4962004-03-14 18:23:55 +0000412 pfc1 = SDR0_PFC1_EPS_DECODE(pfc1);
413
414 zmiifer = 0;
415 rmiifer = 0;
416
417 switch (pfc1) {
418 case 1:
419 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(0);
420 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(1);
421 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(2);
422 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(3);
423 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
424 bis->bi_phymode[1] = BI_PHYMODE_ZMII;
425 bis->bi_phymode[2] = BI_PHYMODE_ZMII;
426 bis->bi_phymode[3] = BI_PHYMODE_ZMII;
427 break;
428 case 2:
Stefan Roesef6e495f2006-11-27 17:43:25 +0100429 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(0);
430 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(1);
431 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(2);
432 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(3);
wdenk855a4962004-03-14 18:23:55 +0000433 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
434 bis->bi_phymode[1] = BI_PHYMODE_ZMII;
435 bis->bi_phymode[2] = BI_PHYMODE_ZMII;
436 bis->bi_phymode[3] = BI_PHYMODE_ZMII;
437 break;
438 case 3:
439 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(0);
440 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(2);
441 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
442 bis->bi_phymode[1] = BI_PHYMODE_NONE;
443 bis->bi_phymode[2] = BI_PHYMODE_RGMII;
444 bis->bi_phymode[3] = BI_PHYMODE_NONE;
445 break;
446 case 4:
447 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(0);
448 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(1);
449 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V (2);
450 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V (3);
451 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
452 bis->bi_phymode[1] = BI_PHYMODE_ZMII;
453 bis->bi_phymode[2] = BI_PHYMODE_RGMII;
454 bis->bi_phymode[3] = BI_PHYMODE_RGMII;
455 break;
456 case 5:
457 zmiifer |= ZMII_FER_SMII << ZMII_FER_V (0);
458 zmiifer |= ZMII_FER_SMII << ZMII_FER_V (1);
459 zmiifer |= ZMII_FER_SMII << ZMII_FER_V (2);
460 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(3);
461 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
462 bis->bi_phymode[1] = BI_PHYMODE_ZMII;
463 bis->bi_phymode[2] = BI_PHYMODE_ZMII;
464 bis->bi_phymode[3] = BI_PHYMODE_RGMII;
465 break;
466 case 6:
467 zmiifer |= ZMII_FER_SMII << ZMII_FER_V (0);
468 zmiifer |= ZMII_FER_SMII << ZMII_FER_V (1);
469 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(2);
wdenk855a4962004-03-14 18:23:55 +0000470 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
471 bis->bi_phymode[1] = BI_PHYMODE_ZMII;
472 bis->bi_phymode[2] = BI_PHYMODE_RGMII;
wdenk855a4962004-03-14 18:23:55 +0000473 break;
474 case 0:
475 default:
476 zmiifer = ZMII_FER_MII << ZMII_FER_V(devnum);
477 rmiifer = 0x0;
478 bis->bi_phymode[0] = BI_PHYMODE_ZMII;
479 bis->bi_phymode[1] = BI_PHYMODE_ZMII;
480 bis->bi_phymode[2] = BI_PHYMODE_ZMII;
481 bis->bi_phymode[3] = BI_PHYMODE_ZMII;
482 break;
483 }
484
485 /* Ensure we setup mdio for this devnum and ONLY this devnum */
486 zmiifer |= (ZMII_FER_MDI) << ZMII_FER_V(devnum);
487
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200488 out_be32((void *)ZMII0_FER, zmiifer);
Stefan Roeseff768cb2007-10-31 18:01:24 +0100489 out_be32((void *)RGMII_FER, rmiifer);
wdenk855a4962004-03-14 18:23:55 +0000490
491 return ((int)pfc1);
wdenk855a4962004-03-14 18:23:55 +0000492}
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200493#endif /* CONFIG_440_GX */
wdenk855a4962004-03-14 18:23:55 +0000494
Stefan Roese887e2ec2006-09-07 11:51:23 +0200495#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
496int ppc_4xx_eth_setup_bridge(int devnum, bd_t * bis)
497{
498 unsigned long zmiifer=0x0;
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200499 unsigned long pfc1;
Stefan Roese887e2ec2006-09-07 11:51:23 +0200500
Stefan Roesed1c3b272009-09-09 16:25:29 +0200501 mfsdr(SDR0_PFC1, pfc1);
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200502 pfc1 &= SDR0_PFC1_SELECT_MASK;
503
Wolfgang Denk2f152782007-05-05 18:23:11 +0200504 switch (pfc1) {
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200505 case SDR0_PFC1_SELECT_CONFIG_2:
Stefan Roese887e2ec2006-09-07 11:51:23 +0200506 /* 1 x GMII port */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200507 out_be32((void *)ZMII0_FER, 0x00);
Stefan Roese2d834762007-10-23 14:03:17 +0200508 out_be32((void *)RGMII_FER, 0x00000037);
Stefan Roese887e2ec2006-09-07 11:51:23 +0200509 bis->bi_phymode[0] = BI_PHYMODE_GMII;
510 bis->bi_phymode[1] = BI_PHYMODE_NONE;
511 break;
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200512 case SDR0_PFC1_SELECT_CONFIG_4:
Stefan Roese887e2ec2006-09-07 11:51:23 +0200513 /* 2 x RGMII ports */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200514 out_be32((void *)ZMII0_FER, 0x00);
Stefan Roese2d834762007-10-23 14:03:17 +0200515 out_be32((void *)RGMII_FER, 0x00000055);
Stefan Roese887e2ec2006-09-07 11:51:23 +0200516 bis->bi_phymode[0] = BI_PHYMODE_RGMII;
517 bis->bi_phymode[1] = BI_PHYMODE_RGMII;
518 break;
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200519 case SDR0_PFC1_SELECT_CONFIG_6:
Stefan Roese887e2ec2006-09-07 11:51:23 +0200520 /* 2 x SMII ports */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200521 out_be32((void *)ZMII0_FER,
Stefan Roese2d834762007-10-23 14:03:17 +0200522 ((ZMII_FER_SMII) << ZMII_FER_V(0)) |
523 ((ZMII_FER_SMII) << ZMII_FER_V(1)));
524 out_be32((void *)RGMII_FER, 0x00000000);
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200525 bis->bi_phymode[0] = BI_PHYMODE_SMII;
526 bis->bi_phymode[1] = BI_PHYMODE_SMII;
527 break;
528 case SDR0_PFC1_SELECT_CONFIG_1_2:
529 /* only 1 x MII supported */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200530 out_be32((void *)ZMII0_FER, (ZMII_FER_MII) << ZMII_FER_V(0));
Stefan Roese2d834762007-10-23 14:03:17 +0200531 out_be32((void *)RGMII_FER, 0x00000000);
Matthias Fuchs37ed6cd2007-04-24 14:03:45 +0200532 bis->bi_phymode[0] = BI_PHYMODE_MII;
533 bis->bi_phymode[1] = BI_PHYMODE_NONE;
Stefan Roese887e2ec2006-09-07 11:51:23 +0200534 break;
535 default:
536 break;
537 }
538
539 /* Ensure we setup mdio for this devnum and ONLY this devnum */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200540 zmiifer = in_be32((void *)ZMII0_FER);
Stefan Roese887e2ec2006-09-07 11:51:23 +0200541 zmiifer |= (ZMII_FER_MDI) << ZMII_FER_V(devnum);
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200542 out_be32((void *)ZMII0_FER, zmiifer);
Stefan Roese887e2ec2006-09-07 11:51:23 +0200543
544 return ((int)0x0);
545}
546#endif /* CONFIG_440EPX */
547
Stefan Roesedbbd1252007-10-05 17:10:59 +0200548#if defined(CONFIG_405EX)
549int ppc_4xx_eth_setup_bridge(int devnum, bd_t * bis)
550{
Grant Erickson1740c1b2008-07-08 08:35:00 -0700551 u32 rgmiifer = 0;
Stefan Roesedbbd1252007-10-05 17:10:59 +0200552
553 /*
Grant Erickson1740c1b2008-07-08 08:35:00 -0700554 * The 405EX(r)'s RGMII bridge can operate in one of several
555 * modes, only one of which (2 x RGMII) allows the
556 * simultaneous use of both EMACs on the 405EX.
Stefan Roesedbbd1252007-10-05 17:10:59 +0200557 */
Grant Erickson1740c1b2008-07-08 08:35:00 -0700558
559 switch (CONFIG_EMAC_PHY_MODE) {
560
561 case EMAC_PHY_MODE_NONE:
562 /* No ports */
563 rgmiifer |= RGMII_FER_DIS << 0;
564 rgmiifer |= RGMII_FER_DIS << 4;
565 out_be32((void *)RGMII_FER, rgmiifer);
566 bis->bi_phymode[0] = BI_PHYMODE_NONE;
567 bis->bi_phymode[1] = BI_PHYMODE_NONE;
568 break;
569 case EMAC_PHY_MODE_NONE_RGMII:
570 /* 1 x RGMII port on channel 0 */
571 rgmiifer |= RGMII_FER_RGMII << 0;
572 rgmiifer |= RGMII_FER_DIS << 4;
573 out_be32((void *)RGMII_FER, rgmiifer);
574 bis->bi_phymode[0] = BI_PHYMODE_RGMII;
575 bis->bi_phymode[1] = BI_PHYMODE_NONE;
576 break;
577 case EMAC_PHY_MODE_RGMII_NONE:
578 /* 1 x RGMII port on channel 1 */
579 rgmiifer |= RGMII_FER_DIS << 0;
580 rgmiifer |= RGMII_FER_RGMII << 4;
581 out_be32((void *)RGMII_FER, rgmiifer);
582 bis->bi_phymode[0] = BI_PHYMODE_NONE;
583 bis->bi_phymode[1] = BI_PHYMODE_RGMII;
584 break;
585 case EMAC_PHY_MODE_RGMII_RGMII:
Stefan Roesedbbd1252007-10-05 17:10:59 +0200586 /* 2 x RGMII ports */
Grant Erickson1740c1b2008-07-08 08:35:00 -0700587 rgmiifer |= RGMII_FER_RGMII << 0;
588 rgmiifer |= RGMII_FER_RGMII << 4;
589 out_be32((void *)RGMII_FER, rgmiifer);
Stefan Roesedbbd1252007-10-05 17:10:59 +0200590 bis->bi_phymode[0] = BI_PHYMODE_RGMII;
591 bis->bi_phymode[1] = BI_PHYMODE_RGMII;
592 break;
Grant Erickson1740c1b2008-07-08 08:35:00 -0700593 case EMAC_PHY_MODE_NONE_GMII:
594 /* 1 x GMII port on channel 0 */
595 rgmiifer |= RGMII_FER_GMII << 0;
596 rgmiifer |= RGMII_FER_DIS << 4;
597 out_be32((void *)RGMII_FER, rgmiifer);
598 bis->bi_phymode[0] = BI_PHYMODE_GMII;
599 bis->bi_phymode[1] = BI_PHYMODE_NONE;
600 break;
601 case EMAC_PHY_MODE_NONE_MII:
602 /* 1 x MII port on channel 0 */
603 rgmiifer |= RGMII_FER_MII << 0;
604 rgmiifer |= RGMII_FER_DIS << 4;
605 out_be32((void *)RGMII_FER, rgmiifer);
606 bis->bi_phymode[0] = BI_PHYMODE_MII;
607 bis->bi_phymode[1] = BI_PHYMODE_NONE;
608 break;
609 case EMAC_PHY_MODE_GMII_NONE:
610 /* 1 x GMII port on channel 1 */
611 rgmiifer |= RGMII_FER_DIS << 0;
612 rgmiifer |= RGMII_FER_GMII << 4;
613 out_be32((void *)RGMII_FER, rgmiifer);
614 bis->bi_phymode[0] = BI_PHYMODE_NONE;
615 bis->bi_phymode[1] = BI_PHYMODE_GMII;
616 break;
617 case EMAC_PHY_MODE_MII_NONE:
618 /* 1 x MII port on channel 1 */
619 rgmiifer |= RGMII_FER_DIS << 0;
620 rgmiifer |= RGMII_FER_MII << 4;
621 out_be32((void *)RGMII_FER, rgmiifer);
622 bis->bi_phymode[0] = BI_PHYMODE_NONE;
623 bis->bi_phymode[1] = BI_PHYMODE_MII;
Stefan Roesedbbd1252007-10-05 17:10:59 +0200624 break;
625 default:
626 break;
627 }
628
629 /* Ensure we setup mdio for this devnum and ONLY this devnum */
Grant Erickson1740c1b2008-07-08 08:35:00 -0700630 rgmiifer = in_be32((void *)RGMII_FER);
631 rgmiifer |= (1 << (19-devnum));
632 out_be32((void *)RGMII_FER, rgmiifer);
Stefan Roesedbbd1252007-10-05 17:10:59 +0200633
634 return ((int)0x0);
635}
636#endif /* CONFIG_405EX */
637
Stefan Roese8ac41e32008-03-11 15:05:26 +0100638#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
639int ppc_4xx_eth_setup_bridge(int devnum, bd_t * bis)
640{
641 u32 eth_cfg;
642 u32 zmiifer; /* ZMII0_FER reg. */
643 u32 rmiifer; /* RGMII0_FER reg. Bridge 0 */
644 u32 rmiifer1; /* RGMII0_FER reg. Bridge 1 */
Stefan Roese4c9e8552008-03-19 16:20:49 +0100645 int mode;
Stefan Roese8ac41e32008-03-11 15:05:26 +0100646
647 zmiifer = 0;
648 rmiifer = 0;
649 rmiifer1 = 0;
650
Stefan Roese4c9e8552008-03-19 16:20:49 +0100651#if defined(CONFIG_460EX)
652 mode = 9;
Victor Gallardo78d78232008-09-04 23:49:36 -0700653 mfsdr(SDR0_ETH_CFG, eth_cfg);
654 if (((eth_cfg & SDR0_ETH_CFG_SGMII0_ENABLE) > 0) &&
655 ((eth_cfg & SDR0_ETH_CFG_SGMII1_ENABLE) > 0))
656 mode = 11; /* config SGMII */
Stefan Roese4c9e8552008-03-19 16:20:49 +0100657#else
658 mode = 10;
Victor Gallardo78d78232008-09-04 23:49:36 -0700659 mfsdr(SDR0_ETH_CFG, eth_cfg);
660 if (((eth_cfg & SDR0_ETH_CFG_SGMII0_ENABLE) > 0) &&
661 ((eth_cfg & SDR0_ETH_CFG_SGMII1_ENABLE) > 0) &&
662 ((eth_cfg & SDR0_ETH_CFG_SGMII2_ENABLE) > 0))
663 mode = 12; /* config SGMII */
Stefan Roese4c9e8552008-03-19 16:20:49 +0100664#endif
665
Stefan Roese8ac41e32008-03-11 15:05:26 +0100666 /* TODO:
667 * NOTE: 460GT has 2 RGMII bridge cores:
668 * emac0 ------ RGMII0_BASE
669 * |
670 * emac1 -----+
671 *
672 * emac2 ------ RGMII1_BASE
673 * |
674 * emac3 -----+
675 *
676 * 460EX has 1 RGMII bridge core:
677 * and RGMII1_BASE is disabled
678 * emac0 ------ RGMII0_BASE
679 * |
680 * emac1 -----+
681 */
682
683 /*
684 * Right now only 2*RGMII is supported. Please extend when needed.
685 * sr - 2008-02-19
Victor Gallardo78d78232008-09-04 23:49:36 -0700686 * Add SGMII support.
687 * vg - 2008-07-28
Stefan Roese8ac41e32008-03-11 15:05:26 +0100688 */
Stefan Roese4c9e8552008-03-19 16:20:49 +0100689 switch (mode) {
Stefan Roese8ac41e32008-03-11 15:05:26 +0100690 case 1:
691 /* 1 MII - 460EX */
692 /* GMC0 EMAC4_0, ZMII Bridge */
693 zmiifer |= ZMII_FER_MII << ZMII_FER_V(0);
694 bis->bi_phymode[0] = BI_PHYMODE_MII;
695 bis->bi_phymode[1] = BI_PHYMODE_NONE;
696 bis->bi_phymode[2] = BI_PHYMODE_NONE;
697 bis->bi_phymode[3] = BI_PHYMODE_NONE;
698 break;
699 case 2:
700 /* 2 MII - 460GT */
701 /* GMC0 EMAC4_0, GMC1 EMAC4_2, ZMII Bridge */
702 zmiifer |= ZMII_FER_MII << ZMII_FER_V(0);
703 zmiifer |= ZMII_FER_MII << ZMII_FER_V(2);
704 bis->bi_phymode[0] = BI_PHYMODE_MII;
705 bis->bi_phymode[1] = BI_PHYMODE_NONE;
706 bis->bi_phymode[2] = BI_PHYMODE_MII;
707 bis->bi_phymode[3] = BI_PHYMODE_NONE;
708 break;
709 case 3:
710 /* 2 RMII - 460EX */
711 /* GMC0 EMAC4_0, GMC0 EMAC4_1, ZMII Bridge */
712 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(0);
713 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(1);
714 bis->bi_phymode[0] = BI_PHYMODE_RMII;
715 bis->bi_phymode[1] = BI_PHYMODE_RMII;
716 bis->bi_phymode[2] = BI_PHYMODE_NONE;
717 bis->bi_phymode[3] = BI_PHYMODE_NONE;
718 break;
719 case 4:
720 /* 4 RMII - 460GT */
721 /* GMC0 EMAC4_0, GMC0 EMAC4_1, GMC1 EMAC4_2, GMC1, EMAC4_3 */
722 /* ZMII Bridge */
723 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(0);
724 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(1);
725 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(2);
726 zmiifer |= ZMII_FER_RMII << ZMII_FER_V(3);
727 bis->bi_phymode[0] = BI_PHYMODE_RMII;
728 bis->bi_phymode[1] = BI_PHYMODE_RMII;
729 bis->bi_phymode[2] = BI_PHYMODE_RMII;
730 bis->bi_phymode[3] = BI_PHYMODE_RMII;
731 break;
732 case 5:
733 /* 2 SMII - 460EX */
734 /* GMC0 EMAC4_0, GMC0 EMAC4_1, ZMII Bridge */
735 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(0);
736 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(1);
737 bis->bi_phymode[0] = BI_PHYMODE_SMII;
738 bis->bi_phymode[1] = BI_PHYMODE_SMII;
739 bis->bi_phymode[2] = BI_PHYMODE_NONE;
740 bis->bi_phymode[3] = BI_PHYMODE_NONE;
741 break;
742 case 6:
743 /* 4 SMII - 460GT */
744 /* GMC0 EMAC4_0, GMC0 EMAC4_1, GMC0 EMAC4_3, GMC0 EMAC4_3 */
745 /* ZMII Bridge */
746 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(0);
747 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(1);
748 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(2);
749 zmiifer |= ZMII_FER_SMII << ZMII_FER_V(3);
750 bis->bi_phymode[0] = BI_PHYMODE_SMII;
751 bis->bi_phymode[1] = BI_PHYMODE_SMII;
752 bis->bi_phymode[2] = BI_PHYMODE_SMII;
753 bis->bi_phymode[3] = BI_PHYMODE_SMII;
754 break;
755 case 7:
756 /* This is the default mode that we want for board bringup - Maple */
757 /* 1 GMII - 460EX */
758 /* GMC0 EMAC4_0, RGMII Bridge 0 */
759 rmiifer |= RGMII_FER_MDIO(0);
760
761 if (devnum == 0) {
762 rmiifer |= RGMII_FER_GMII << RGMII_FER_V(2); /* CH0CFG - EMAC0 */
763 bis->bi_phymode[0] = BI_PHYMODE_GMII;
764 bis->bi_phymode[1] = BI_PHYMODE_NONE;
765 bis->bi_phymode[2] = BI_PHYMODE_NONE;
766 bis->bi_phymode[3] = BI_PHYMODE_NONE;
767 } else {
768 rmiifer |= RGMII_FER_GMII << RGMII_FER_V(3); /* CH1CFG - EMAC1 */
769 bis->bi_phymode[0] = BI_PHYMODE_NONE;
770 bis->bi_phymode[1] = BI_PHYMODE_GMII;
771 bis->bi_phymode[2] = BI_PHYMODE_NONE;
772 bis->bi_phymode[3] = BI_PHYMODE_NONE;
773 }
774 break;
775 case 8:
776 /* 2 GMII - 460GT */
777 /* GMC0 EMAC4_0, RGMII Bridge 0 */
778 /* GMC1 EMAC4_2, RGMII Bridge 1 */
779 rmiifer |= RGMII_FER_GMII << RGMII_FER_V(2); /* CH0CFG - EMAC0 */
780 rmiifer1 |= RGMII_FER_GMII << RGMII_FER_V(2); /* CH0CFG - EMAC2 */
781 rmiifer |= RGMII_FER_MDIO(0); /* enable MDIO - EMAC0 */
782 rmiifer1 |= RGMII_FER_MDIO(0); /* enable MDIO - EMAC2 */
783
784 bis->bi_phymode[0] = BI_PHYMODE_GMII;
785 bis->bi_phymode[1] = BI_PHYMODE_NONE;
786 bis->bi_phymode[2] = BI_PHYMODE_GMII;
787 bis->bi_phymode[3] = BI_PHYMODE_NONE;
788 break;
789 case 9:
790 /* 2 RGMII - 460EX */
791 /* GMC0 EMAC4_0, GMC0 EMAC4_1, RGMII Bridge 0 */
792 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(2);
793 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(3);
794 rmiifer |= RGMII_FER_MDIO(0); /* enable MDIO - EMAC0 */
795
796 bis->bi_phymode[0] = BI_PHYMODE_RGMII;
797 bis->bi_phymode[1] = BI_PHYMODE_RGMII;
798 bis->bi_phymode[2] = BI_PHYMODE_NONE;
799 bis->bi_phymode[3] = BI_PHYMODE_NONE;
800 break;
801 case 10:
802 /* 4 RGMII - 460GT */
803 /* GMC0 EMAC4_0, GMC0 EMAC4_1, RGMII Bridge 0 */
804 /* GMC1 EMAC4_2, GMC1 EMAC4_3, RGMII Bridge 1 */
805 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(2);
806 rmiifer |= RGMII_FER_RGMII << RGMII_FER_V(3);
807 rmiifer1 |= RGMII_FER_RGMII << RGMII_FER_V(2);
808 rmiifer1 |= RGMII_FER_RGMII << RGMII_FER_V(3);
809 bis->bi_phymode[0] = BI_PHYMODE_RGMII;
810 bis->bi_phymode[1] = BI_PHYMODE_RGMII;
811 bis->bi_phymode[2] = BI_PHYMODE_RGMII;
812 bis->bi_phymode[3] = BI_PHYMODE_RGMII;
813 break;
Victor Gallardo78d78232008-09-04 23:49:36 -0700814 case 11:
815 /* 2 SGMII - 460EX */
816 bis->bi_phymode[0] = BI_PHYMODE_SGMII;
817 bis->bi_phymode[1] = BI_PHYMODE_SGMII;
818 bis->bi_phymode[2] = BI_PHYMODE_NONE;
819 bis->bi_phymode[3] = BI_PHYMODE_NONE;
820 break;
821 case 12:
822 /* 3 SGMII - 460GT */
823 bis->bi_phymode[0] = BI_PHYMODE_SGMII;
824 bis->bi_phymode[1] = BI_PHYMODE_SGMII;
825 bis->bi_phymode[2] = BI_PHYMODE_SGMII;
826 bis->bi_phymode[3] = BI_PHYMODE_NONE;
827 break;
Stefan Roese8ac41e32008-03-11 15:05:26 +0100828 default:
829 break;
830 }
831
832 /* Set EMAC for MDIO */
833 mfsdr(SDR0_ETH_CFG, eth_cfg);
834 eth_cfg |= SDR0_ETH_CFG_MDIO_SEL_EMAC0;
835 mtsdr(SDR0_ETH_CFG, eth_cfg);
836
837 out_be32((void *)RGMII_FER, rmiifer);
838#if defined(CONFIG_460GT)
839 out_be32((void *)RGMII_FER + RGMII1_BASE_OFFSET, rmiifer1);
840#endif
841
842 /* bypass the TAHOE0/TAHOE1 cores for U-Boot */
843 mfsdr(SDR0_ETH_CFG, eth_cfg);
844 eth_cfg |= (SDR0_ETH_CFG_TAHOE0_BYPASS | SDR0_ETH_CFG_TAHOE1_BYPASS);
845 mtsdr(SDR0_ETH_CFG, eth_cfg);
846
847 return 0;
848}
849#endif /* CONFIG_460EX || CONFIG_460GT */
850
Stefan Roeseff768cb2007-10-31 18:01:24 +0100851static inline void *malloc_aligned(u32 size, u32 align)
852{
853 return (void *)(((u32)malloc(size + align) + align - 1) &
854 ~(align - 1));
855}
856
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200857static int ppc_4xx_eth_init (struct eth_device *dev, bd_t * bis)
wdenkba56f622004-02-06 23:19:44 +0000858{
Stefan Roeseff768cb2007-10-31 18:01:24 +0100859 int i;
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200860 unsigned long reg = 0;
wdenkba56f622004-02-06 23:19:44 +0000861 unsigned long msr;
862 unsigned long speed;
863 unsigned long duplex;
864 unsigned long failsafe;
865 unsigned mode_reg;
866 unsigned short devnum;
867 unsigned short reg_short;
Stefan Roese887e2ec2006-09-07 11:51:23 +0200868#if defined(CONFIG_440GX) || \
869 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200870 defined(CONFIG_440SP) || defined(CONFIG_440SPE) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +0100871 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200872 defined(CONFIG_405EX)
Felix Radensky0c24dec2009-05-31 20:44:15 +0300873 u32 opbfreq;
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200874 sys_info_t sysinfo;
Alessio Centazzo0544c632009-07-11 11:56:06 -0700875#if defined(CONFIG_440GX) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200876 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +0100877 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200878 defined(CONFIG_405EX)
Stefan Roese6e7fb6e2005-11-29 18:18:21 +0100879 int ethgroup = -1;
880#endif
Stefan Roesec157d8e2005-08-01 16:41:48 +0200881#endif
Stefan Roeseff768cb2007-10-31 18:01:24 +0100882 u32 bd_cached;
883 u32 bd_uncached = 0;
Anatolij Gustschin4fae35a2008-02-25 20:54:04 +0100884#ifdef CONFIG_4xx_DCACHE
885 static u32 last_used_ea = 0;
886#endif
Stefan Roesee54ec0f2008-04-03 14:50:34 +0200887#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
888 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
889 defined(CONFIG_405EX)
890 int rgmii_channel;
891#endif
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200892
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200893 EMAC_4XX_HW_PST hw_p = dev->priv;
wdenkba56f622004-02-06 23:19:44 +0000894
895 /* before doing anything, figure out if we have a MAC address */
896 /* if not, bail */
Stefan Roese4f92ac32005-10-10 17:43:58 +0200897 if (memcmp (dev->enetaddr, "\0\0\0\0\0\0", 6) == 0) {
898 printf("ERROR: ethaddr not set!\n");
wdenkba56f622004-02-06 23:19:44 +0000899 return -1;
Stefan Roese4f92ac32005-10-10 17:43:58 +0200900 }
wdenkba56f622004-02-06 23:19:44 +0000901
Stefan Roese887e2ec2006-09-07 11:51:23 +0200902#if defined(CONFIG_440GX) || \
903 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200904 defined(CONFIG_440SP) || defined(CONFIG_440SPE) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +0100905 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200906 defined(CONFIG_405EX)
wdenkba56f622004-02-06 23:19:44 +0000907 /* Need to get the OPB frequency so we can access the PHY */
908 get_sys_info (&sysinfo);
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200909#endif
wdenkba56f622004-02-06 23:19:44 +0000910
wdenkba56f622004-02-06 23:19:44 +0000911 msr = mfmsr ();
912 mtmsr (msr & ~(MSR_EE)); /* disable interrupts */
913
914 devnum = hw_p->devnum;
915
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200916#ifdef INFO_4XX_ENET
wdenkba56f622004-02-06 23:19:44 +0000917 /* AS.HARNOIS
918 * We should have :
Wolfgang Denk265817c2005-09-25 00:53:22 +0200919 * hw_p->stats.pkts_handled <= hw_p->stats.pkts_rx <= hw_p->stats.pkts_handled+PKTBUFSRX
wdenkba56f622004-02-06 23:19:44 +0000920 * In the most cases hw_p->stats.pkts_handled = hw_p->stats.pkts_rx, but it
921 * is possible that new packets (without relationship with
922 * current transfer) have got the time to arrived before
923 * netloop calls eth_halt
924 */
925 printf ("About preceeding transfer (eth%d):\n"
926 "- Sent packet number %d\n"
927 "- Received packet number %d\n"
928 "- Handled packet number %d\n",
929 hw_p->devnum,
930 hw_p->stats.pkts_tx,
931 hw_p->stats.pkts_rx, hw_p->stats.pkts_handled);
932
933 hw_p->stats.pkts_tx = 0;
934 hw_p->stats.pkts_rx = 0;
935 hw_p->stats.pkts_handled = 0;
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200936 hw_p->print_speed = 1; /* print speed message again next time */
wdenkba56f622004-02-06 23:19:44 +0000937#endif
938
Wolfgang Denk265817c2005-09-25 00:53:22 +0200939 hw_p->tx_err_index = 0; /* Transmit Error Index for tx_err_log */
940 hw_p->rx_err_index = 0; /* Receive Error Index for rx_err_log */
wdenkba56f622004-02-06 23:19:44 +0000941
942 hw_p->rx_slot = 0; /* MAL Receive Slot */
943 hw_p->rx_i_index = 0; /* Receive Interrupt Queue Index */
944 hw_p->rx_u_index = 0; /* Receive User Queue Index */
945
946 hw_p->tx_slot = 0; /* MAL Transmit Slot */
947 hw_p->tx_i_index = 0; /* Transmit Interrupt Queue Index */
948 hw_p->tx_u_index = 0; /* Transmit User Queue Index */
949
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200950#if defined(CONFIG_440) && !defined(CONFIG_440SP) && !defined(CONFIG_440SPE)
wdenkba56f622004-02-06 23:19:44 +0000951 /* set RMII mode */
952 /* NOTE: 440GX spec states that mode is mutually exclusive */
953 /* NOTE: Therefore, disable all other EMACS, since we handle */
954 /* NOTE: only one emac at a time */
955 reg = 0;
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200956 out_be32((void *)ZMII0_FER, 0);
wdenkba56f622004-02-06 23:19:44 +0000957 udelay (100);
wdenkba56f622004-02-06 23:19:44 +0000958
Stefan Roese8ac41e32008-03-11 15:05:26 +0100959#if defined(CONFIG_440GP) || defined(CONFIG_440EP) || defined(CONFIG_440GR)
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200960 out_be32((void *)ZMII0_FER, (ZMII_FER_RMII | ZMII_FER_MDI) << ZMII_FER_V (devnum));
Stefan Roese8ac41e32008-03-11 15:05:26 +0100961#elif defined(CONFIG_440GX) || \
962 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
963 defined(CONFIG_460EX) || defined(CONFIG_460GT)
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200964 ethgroup = ppc_4xx_eth_setup_bridge(devnum, bis);
wdenk0e6d7982004-03-14 00:07:33 +0000965#endif
Stefan Roesec57c7982005-08-11 17:56:56 +0200966
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200967 out_be32((void *)ZMII0_SSR, ZMII0_SSR_SP << ZMII0_SSR_V(devnum));
Stefan Roese6e7fb6e2005-11-29 18:18:21 +0100968#endif /* defined(CONFIG_440) && !defined(CONFIG_440SP) */
Stefan Roesedbbd1252007-10-05 17:10:59 +0200969#if defined(CONFIG_405EX)
970 ethgroup = ppc_4xx_eth_setup_bridge(devnum, bis);
971#endif
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200972
Stefan Roese8ac41e32008-03-11 15:05:26 +0100973 sync();
wdenk0e6d7982004-03-14 00:07:33 +0000974
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200975 /* provide clocks for EMAC internal loopback */
Stefan Roese8ac41e32008-03-11 15:05:26 +0100976 emac_loopback_enable(hw_p);
wdenk0e6d7982004-03-14 00:07:33 +0000977
Stefan Roese8ac41e32008-03-11 15:05:26 +0100978 /* EMAC RESET */
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200979 out_be32((void *)EMAC0_MR0 + hw_p->hw_addr, EMAC_MR0_SRST);
wdenkba56f622004-02-06 23:19:44 +0000980
Stefan Roese8ac41e32008-03-11 15:05:26 +0100981 /* remove clocks for EMAC internal loopback */
982 emac_loopback_disable(hw_p);
983
wdenkba56f622004-02-06 23:19:44 +0000984 failsafe = 1000;
Niklaus Gigerddc922f2009-10-04 20:04:20 +0200985 while ((in_be32((void *)EMAC0_MR0 + hw_p->hw_addr) & (EMAC_MR0_SRST)) && failsafe) {
wdenkba56f622004-02-06 23:19:44 +0000986 udelay (1000);
987 failsafe--;
988 }
Stefan Roese887e2ec2006-09-07 11:51:23 +0200989 if (failsafe <= 0)
990 printf("\nProblem resetting EMAC!\n");
wdenkba56f622004-02-06 23:19:44 +0000991
Stefan Roese887e2ec2006-09-07 11:51:23 +0200992#if defined(CONFIG_440GX) || \
993 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200994 defined(CONFIG_440SP) || defined(CONFIG_440SPE) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +0100995 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +0200996 defined(CONFIG_405EX)
wdenkba56f622004-02-06 23:19:44 +0000997 /* Whack the M1 register */
998 mode_reg = 0x0;
999 mode_reg &= ~0x00000038;
Felix Radensky0c24dec2009-05-31 20:44:15 +03001000 opbfreq = sysinfo.freqOPB / 1000000;
1001 if (opbfreq <= 50);
1002 else if (opbfreq <= 66)
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001003 mode_reg |= EMAC_MR1_OBCI_66;
Felix Radensky0c24dec2009-05-31 20:44:15 +03001004 else if (opbfreq <= 83)
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001005 mode_reg |= EMAC_MR1_OBCI_83;
Felix Radensky0c24dec2009-05-31 20:44:15 +03001006 else if (opbfreq <= 100)
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001007 mode_reg |= EMAC_MR1_OBCI_100;
wdenkba56f622004-02-06 23:19:44 +00001008 else
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001009 mode_reg |= EMAC_MR1_OBCI_GT100;
wdenkba56f622004-02-06 23:19:44 +00001010
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001011 out_be32((void *)EMAC0_MR1 + hw_p->hw_addr, mode_reg);
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001012#endif /* defined(CONFIG_440GX) || defined(CONFIG_440SP) */
wdenkba56f622004-02-06 23:19:44 +00001013
Victor Gallardo78d78232008-09-04 23:49:36 -07001014#if defined(CONFIG_GPCS_PHY_ADDR) || defined(CONFIG_GPCS_PHY1_ADDR) || \
1015 defined(CONFIG_GPCS_PHY2_ADDR) || defined(CONFIG_GPCS_PHY3_ADDR)
1016 if (bis->bi_phymode[devnum] == BI_PHYMODE_SGMII) {
1017 /*
1018 * In SGMII mode, GPCS access is needed for
1019 * communication with the internal SGMII SerDes.
1020 */
1021 switch (devnum) {
1022#if defined(CONFIG_GPCS_PHY_ADDR)
1023 case 0:
1024 reg = CONFIG_GPCS_PHY_ADDR;
1025 break;
1026#endif
1027#if defined(CONFIG_GPCS_PHY1_ADDR)
1028 case 1:
1029 reg = CONFIG_GPCS_PHY1_ADDR;
1030 break;
1031#endif
1032#if defined(CONFIG_GPCS_PHY2_ADDR)
1033 case 2:
1034 reg = CONFIG_GPCS_PHY2_ADDR;
1035 break;
1036#endif
1037#if defined(CONFIG_GPCS_PHY3_ADDR)
1038 case 3:
1039 reg = CONFIG_GPCS_PHY3_ADDR;
1040 break;
1041#endif
1042 }
1043
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001044 mode_reg = in_be32((void *)EMAC0_MR1 + hw_p->hw_addr);
1045 mode_reg |= EMAC_MR1_MF_1000GPCS | EMAC_MR1_IPPA_SET(reg);
1046 out_be32((void *)EMAC0_MR1 + hw_p->hw_addr, mode_reg);
Victor Gallardo78d78232008-09-04 23:49:36 -07001047
1048 /* Configure GPCS interface to recommended setting for SGMII */
1049 miiphy_reset(dev->name, reg);
1050 miiphy_write(dev->name, reg, 0x04, 0x8120); /* AsymPause, FDX */
1051 miiphy_write(dev->name, reg, 0x07, 0x2801); /* msg_pg, toggle */
1052 miiphy_write(dev->name, reg, 0x00, 0x0140); /* 1Gbps, FDX */
1053 }
1054#endif /* defined(CONFIG_GPCS_PHY_ADDR) */
1055
wdenkba56f622004-02-06 23:19:44 +00001056 /* wait for PHY to complete auto negotiation */
1057 reg_short = 0;
wdenkba56f622004-02-06 23:19:44 +00001058 switch (devnum) {
1059 case 0:
1060 reg = CONFIG_PHY_ADDR;
1061 break;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001062#if defined (CONFIG_PHY1_ADDR)
wdenkba56f622004-02-06 23:19:44 +00001063 case 1:
1064 reg = CONFIG_PHY1_ADDR;
1065 break;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001066#endif
Stefan Roese4c9e8552008-03-19 16:20:49 +01001067#if defined (CONFIG_PHY2_ADDR)
wdenkba56f622004-02-06 23:19:44 +00001068 case 2:
1069 reg = CONFIG_PHY2_ADDR;
1070 break;
Stefan Roese4c9e8552008-03-19 16:20:49 +01001071#endif
1072#if defined (CONFIG_PHY3_ADDR)
wdenkba56f622004-02-06 23:19:44 +00001073 case 3:
1074 reg = CONFIG_PHY3_ADDR;
1075 break;
1076#endif
1077 default:
1078 reg = CONFIG_PHY_ADDR;
1079 break;
1080 }
1081
wdenk3c74e322004-02-22 23:46:08 +00001082 bis->bi_phynum[devnum] = reg;
1083
Victor Gallardo78d78232008-09-04 23:49:36 -07001084 if (reg == CONFIG_FIXED_PHY)
1085 goto get_speed;
1086
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001087#if defined(CONFIG_PHY_RESET)
wdenka06752e2004-09-29 22:43:59 +00001088 /*
1089 * Reset the phy, only if its the first time through
1090 * otherwise, just check the speeds & feeds
1091 */
1092 if (hw_p->first_init == 0) {
Stefan Roeseec0c2ec2006-11-27 14:46:06 +01001093#if defined(CONFIG_M88E1111_PHY)
Stefan Roese887e2ec2006-09-07 11:51:23 +02001094 miiphy_write (dev->name, reg, 0x14, 0x0ce3);
1095 miiphy_write (dev->name, reg, 0x18, 0x4101);
1096 miiphy_write (dev->name, reg, 0x09, 0x0e00);
1097 miiphy_write (dev->name, reg, 0x04, 0x01e1);
Stefan Roeseca080542010-06-29 09:23:53 +02001098#if defined(CONFIG_M88E1111_DISABLE_FIBER)
1099 miiphy_read(dev->name, reg, 0x1b, &reg_short);
1100 reg_short |= 0x8000;
1101 miiphy_write(dev->name, reg, 0x1b, reg_short);
1102#endif
Stefan Roese887e2ec2006-09-07 11:51:23 +02001103#endif
Victor Gallardo78d78232008-09-04 23:49:36 -07001104#if defined(CONFIG_M88E1112_PHY)
1105 if (bis->bi_phymode[devnum] == BI_PHYMODE_SGMII) {
1106 /*
1107 * Marvell 88E1112 PHY needs to have the SGMII MAC
1108 * interace (page 2) properly configured to
1109 * communicate with the 460EX/GT GPCS interface.
1110 */
1111
1112 /* Set access to Page 2 */
1113 miiphy_write(dev->name, reg, 0x16, 0x0002);
1114
1115 miiphy_write(dev->name, reg, 0x00, 0x0040); /* 1Gbps */
1116 miiphy_read(dev->name, reg, 0x1a, &reg_short);
1117 reg_short |= 0x8000; /* bypass Auto-Negotiation */
1118 miiphy_write(dev->name, reg, 0x1a, reg_short);
1119 miiphy_reset(dev->name, reg); /* reset MAC interface */
1120
1121 /* Reset access to Page 0 */
1122 miiphy_write(dev->name, reg, 0x16, 0x0000);
1123 }
1124#endif /* defined(CONFIG_M88E1112_PHY) */
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001125 miiphy_reset (dev->name, reg);
wdenkba56f622004-02-06 23:19:44 +00001126
Stefan Roese887e2ec2006-09-07 11:51:23 +02001127#if defined(CONFIG_440GX) || \
1128 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +01001129 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +02001130 defined(CONFIG_405EX)
Stefan Roese887e2ec2006-09-07 11:51:23 +02001131
wdenk0e6d7982004-03-14 00:07:33 +00001132#if defined(CONFIG_CIS8201_PHY)
wdenkfc1cfcd2004-04-25 15:41:35 +00001133 /*
Stefan Roese17f50f222005-08-04 17:09:16 +02001134 * Cicada 8201 PHY needs to have an extended register whacked
1135 * for RGMII mode.
wdenkfc1cfcd2004-04-25 15:41:35 +00001136 */
Stefan Roese887e2ec2006-09-07 11:51:23 +02001137 if (((devnum == 2) || (devnum == 3)) && (4 == ethgroup)) {
Stefan Roeseb79316f2005-08-15 12:31:23 +02001138#if defined(CONFIG_CIS8201_SHORT_ETCH)
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001139 miiphy_write (dev->name, reg, 23, 0x1300);
Stefan Roeseb79316f2005-08-15 12:31:23 +02001140#else
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001141 miiphy_write (dev->name, reg, 23, 0x1000);
Stefan Roeseb79316f2005-08-15 12:31:23 +02001142#endif
Stefan Roese17f50f222005-08-04 17:09:16 +02001143 /*
1144 * Vitesse VSC8201/Cicada CIS8201 errata:
1145 * Interoperability problem with Intel 82547EI phys
1146 * This work around (provided by Vitesse) changes
1147 * the default timer convergence from 8ms to 12ms
1148 */
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001149 miiphy_write (dev->name, reg, 0x1f, 0x2a30);
1150 miiphy_write (dev->name, reg, 0x08, 0x0200);
1151 miiphy_write (dev->name, reg, 0x1f, 0x52b5);
1152 miiphy_write (dev->name, reg, 0x02, 0x0004);
1153 miiphy_write (dev->name, reg, 0x01, 0x0671);
1154 miiphy_write (dev->name, reg, 0x00, 0x8fae);
1155 miiphy_write (dev->name, reg, 0x1f, 0x2a30);
1156 miiphy_write (dev->name, reg, 0x08, 0x0000);
1157 miiphy_write (dev->name, reg, 0x1f, 0x0000);
Stefan Roese17f50f222005-08-04 17:09:16 +02001158 /* end Vitesse/Cicada errata */
1159 }
Stefan Roese6ca86462008-09-05 14:11:40 +02001160#endif /* defined(CONFIG_CIS8201_PHY) */
Stefan Roese5fb692c2007-01-18 10:25:34 +01001161
1162#if defined(CONFIG_ET1011C_PHY)
1163 /*
1164 * Agere ET1011c PHY needs to have an extended register whacked
1165 * for RGMII mode.
1166 */
1167 if (((devnum == 2) || (devnum ==3)) && (4 == ethgroup)) {
1168 miiphy_read (dev->name, reg, 0x16, &reg_short);
1169 reg_short &= ~(0x7);
1170 reg_short |= 0x6; /* RGMII DLL Delay*/
1171 miiphy_write (dev->name, reg, 0x16, reg_short);
1172
1173 miiphy_read (dev->name, reg, 0x17, &reg_short);
1174 reg_short &= ~(0x40);
1175 miiphy_write (dev->name, reg, 0x17, reg_short);
1176
1177 miiphy_write(dev->name, reg, 0x1c, 0x74f0);
1178 }
Stefan Roese6ca86462008-09-05 14:11:40 +02001179#endif /* defined(CONFIG_ET1011C_PHY) */
Stefan Roese5fb692c2007-01-18 10:25:34 +01001180
Stefan Roese6ca86462008-09-05 14:11:40 +02001181#endif /* defined(CONFIG_440GX) ... */
wdenka06752e2004-09-29 22:43:59 +00001182 /* Start/Restart autonegotiation */
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001183 phy_setup_aneg (dev->name, reg);
wdenka06752e2004-09-29 22:43:59 +00001184 udelay (1000);
1185 }
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001186#endif /* defined(CONFIG_PHY_RESET) */
wdenkba56f622004-02-06 23:19:44 +00001187
Mike Frysinger8ef583a2010-12-23 15:40:12 -05001188 miiphy_read (dev->name, reg, MII_BMSR, &reg_short);
wdenkba56f622004-02-06 23:19:44 +00001189
1190 /*
wdenk0e6d7982004-03-14 00:07:33 +00001191 * Wait if PHY is capable of autonegotiation and autonegotiation is not complete
wdenkba56f622004-02-06 23:19:44 +00001192 */
Mike Frysinger8ef583a2010-12-23 15:40:12 -05001193 if ((reg_short & BMSR_ANEGCAPABLE)
1194 && !(reg_short & BMSR_ANEGCOMPLETE)) {
wdenkba56f622004-02-06 23:19:44 +00001195 puts ("Waiting for PHY auto negotiation to complete");
1196 i = 0;
Mike Frysinger8ef583a2010-12-23 15:40:12 -05001197 while (!(reg_short & BMSR_ANEGCOMPLETE)) {
wdenkba56f622004-02-06 23:19:44 +00001198 /*
1199 * Timeout reached ?
1200 */
1201 if (i > PHY_AUTONEGOTIATE_TIMEOUT) {
1202 puts (" TIMEOUT !\n");
1203 break;
1204 }
1205
1206 if ((i++ % 1000) == 0) {
1207 putc ('.');
1208 }
1209 udelay (1000); /* 1 ms */
Mike Frysinger8ef583a2010-12-23 15:40:12 -05001210 miiphy_read (dev->name, reg, MII_BMSR, &reg_short);
wdenkba56f622004-02-06 23:19:44 +00001211 }
1212 puts (" done\n");
1213 udelay (500000); /* another 500 ms (results in faster booting) */
1214 }
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001215
Victor Gallardo78d78232008-09-04 23:49:36 -07001216get_speed:
1217 if (reg == CONFIG_FIXED_PHY) {
1218 for (i = 0; i < ARRAY_SIZE(fixed_phy_port); i++) {
1219 if (devnum == fixed_phy_port[i].devnum) {
1220 speed = fixed_phy_port[i].speed;
1221 duplex = fixed_phy_port[i].duplex;
1222 break;
1223 }
1224 }
1225
1226 if (i == ARRAY_SIZE(fixed_phy_port)) {
1227 printf("ERROR: PHY (%s) not configured correctly!\n",
1228 dev->name);
1229 return -1;
1230 }
1231 } else {
1232 speed = miiphy_speed(dev->name, reg);
1233 duplex = miiphy_duplex(dev->name, reg);
1234 }
wdenkba56f622004-02-06 23:19:44 +00001235
1236 if (hw_p->print_speed) {
1237 hw_p->print_speed = 0;
Stefan Roese5fb692c2007-01-18 10:25:34 +01001238 printf ("ENET Speed is %d Mbps - %s duplex connection (EMAC%d)\n",
1239 (int) speed, (duplex == HALF) ? "HALF" : "FULL",
1240 hw_p->devnum);
wdenkba56f622004-02-06 23:19:44 +00001241 }
1242
Stefan Roese8ac41e32008-03-11 15:05:26 +01001243#if defined(CONFIG_440) && \
1244 !defined(CONFIG_440SP) && !defined(CONFIG_440SPE) && \
1245 !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX) && \
1246 !defined(CONFIG_460EX) && !defined(CONFIG_460GT)
Stefan Roese846b0dd2005-08-08 12:42:22 +02001247#if defined(CONFIG_440EP) || defined(CONFIG_440GR)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001248 mfsdr(SDR0_MFR, reg);
Stefan Roesec157d8e2005-08-01 16:41:48 +02001249 if (speed == 100) {
1250 reg = (reg & ~SDR0_MFR_ZMII_MODE_MASK) | SDR0_MFR_ZMII_MODE_RMII_100M;
1251 } else {
1252 reg = (reg & ~SDR0_MFR_ZMII_MODE_MASK) | SDR0_MFR_ZMII_MODE_RMII_10M;
1253 }
Stefan Roesed1c3b272009-09-09 16:25:29 +02001254 mtsdr(SDR0_MFR, reg);
Stefan Roesec157d8e2005-08-01 16:41:48 +02001255#endif
Stefan Roesec57c7982005-08-11 17:56:56 +02001256
wdenkba56f622004-02-06 23:19:44 +00001257 /* Set ZMII/RGMII speed according to the phy link speed */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001258 reg = in_be32((void *)ZMII0_SSR);
wdenk855a4962004-03-14 18:23:55 +00001259 if ( (speed == 100) || (speed == 1000) )
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001260 out_be32((void *)ZMII0_SSR, reg | (ZMII0_SSR_SP << ZMII0_SSR_V (devnum)));
wdenkba56f622004-02-06 23:19:44 +00001261 else
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001262 out_be32((void *)ZMII0_SSR, reg & (~(ZMII0_SSR_SP << ZMII0_SSR_V (devnum))));
wdenkba56f622004-02-06 23:19:44 +00001263
1264 if ((devnum == 2) || (devnum == 3)) {
1265 if (speed == 1000)
1266 reg = (RGMII_SSR_SP_1000MBPS << RGMII_SSR_V (devnum));
1267 else if (speed == 100)
1268 reg = (RGMII_SSR_SP_100MBPS << RGMII_SSR_V (devnum));
Stefan Roese887e2ec2006-09-07 11:51:23 +02001269 else if (speed == 10)
wdenkba56f622004-02-06 23:19:44 +00001270 reg = (RGMII_SSR_SP_10MBPS << RGMII_SSR_V (devnum));
Stefan Roese887e2ec2006-09-07 11:51:23 +02001271 else {
1272 printf("Error in RGMII Speed\n");
1273 return -1;
1274 }
Stefan Roeseff768cb2007-10-31 18:01:24 +01001275 out_be32((void *)RGMII_SSR, reg);
wdenkba56f622004-02-06 23:19:44 +00001276 }
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001277#endif /* defined(CONFIG_440) && !defined(CONFIG_440SP) */
wdenkba56f622004-02-06 23:19:44 +00001278
Stefan Roesedbbd1252007-10-05 17:10:59 +02001279#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +01001280 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +02001281 defined(CONFIG_405EX)
Stefan Roesee54ec0f2008-04-03 14:50:34 +02001282 if (devnum >= 2)
1283 rgmii_channel = devnum - 2;
1284 else
1285 rgmii_channel = devnum;
1286
Stefan Roese887e2ec2006-09-07 11:51:23 +02001287 if (speed == 1000)
Stefan Roesee54ec0f2008-04-03 14:50:34 +02001288 reg = (RGMII_SSR_SP_1000MBPS << RGMII_SSR_V(rgmii_channel));
Stefan Roese887e2ec2006-09-07 11:51:23 +02001289 else if (speed == 100)
Stefan Roesee54ec0f2008-04-03 14:50:34 +02001290 reg = (RGMII_SSR_SP_100MBPS << RGMII_SSR_V(rgmii_channel));
Stefan Roese887e2ec2006-09-07 11:51:23 +02001291 else if (speed == 10)
Stefan Roesee54ec0f2008-04-03 14:50:34 +02001292 reg = (RGMII_SSR_SP_10MBPS << RGMII_SSR_V(rgmii_channel));
Stefan Roese887e2ec2006-09-07 11:51:23 +02001293 else {
1294 printf("Error in RGMII Speed\n");
1295 return -1;
1296 }
Stefan Roese2d834762007-10-23 14:03:17 +02001297 out_be32((void *)RGMII_SSR, reg);
Stefan Roese8ac41e32008-03-11 15:05:26 +01001298#if defined(CONFIG_460GT)
1299 if ((devnum == 2) || (devnum == 3))
1300 out_be32((void *)RGMII_SSR + RGMII1_BASE_OFFSET, reg);
1301#endif
Stefan Roese887e2ec2006-09-07 11:51:23 +02001302#endif
1303
wdenkba56f622004-02-06 23:19:44 +00001304 /* set the Mal configuration reg */
Stefan Roese887e2ec2006-09-07 11:51:23 +02001305#if defined(CONFIG_440GX) || \
1306 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +02001307 defined(CONFIG_440SP) || defined(CONFIG_440SPE) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +01001308 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +02001309 defined(CONFIG_405EX)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001310 mtdcr (MAL0_CFG, MAL_CR_PLBB | MAL_CR_OPBBL | MAL_CR_LEA |
Stefan Roese17f50f222005-08-04 17:09:16 +02001311 MAL_CR_PLBLT_DEFAULT | MAL_CR_EOPIE | 0x00330000);
1312#else
Stefan Roesed1c3b272009-09-09 16:25:29 +02001313 mtdcr (MAL0_CFG, MAL_CR_PLBB | MAL_CR_OPBBL | MAL_CR_LEA | MAL_CR_PLBLT_DEFAULT);
wdenkba56f622004-02-06 23:19:44 +00001314 /* Errata 1.12: MAL_1 -- Disable MAL bursting */
Stefan Roese17f50f222005-08-04 17:09:16 +02001315 if (get_pvr() == PVR_440GP_RB) {
Stefan Roesed1c3b272009-09-09 16:25:29 +02001316 mtdcr (MAL0_CFG, mfdcr(MAL0_CFG) & ~MAL_CR_PLBB);
Stefan Roese17f50f222005-08-04 17:09:16 +02001317 }
1318#endif
wdenkba56f622004-02-06 23:19:44 +00001319
wdenkba56f622004-02-06 23:19:44 +00001320 /*
1321 * Malloc MAL buffer desciptors, make sure they are
1322 * aligned on cache line boundary size
1323 * (401/403/IOP480 = 16, 405 = 32)
1324 * and doesn't cross cache block boundaries.
1325 */
Stefan Roeseff768cb2007-10-31 18:01:24 +01001326 if (hw_p->first_init == 0) {
1327 debug("*** Allocating descriptor memory ***\n");
wdenkba56f622004-02-06 23:19:44 +00001328
Stefan Roeseff768cb2007-10-31 18:01:24 +01001329 bd_cached = (u32)malloc_aligned(MAL_ALLOC_SIZE, 4096);
1330 if (!bd_cached) {
Stefan Roeseb0021442008-07-10 09:58:06 +02001331 printf("%s: Error allocating MAL descriptor buffers!\n", __func__);
Stefan Roeseff768cb2007-10-31 18:01:24 +01001332 return -1;
1333 }
Stefan Roeseb79316f2005-08-15 12:31:23 +02001334
Stefan Roeseff768cb2007-10-31 18:01:24 +01001335#ifdef CONFIG_4xx_DCACHE
Matthias Fuchsba79fde2007-12-14 11:19:56 +01001336 flush_dcache_range(bd_cached, bd_cached + MAL_ALLOC_SIZE);
Anatolij Gustschin4fae35a2008-02-25 20:54:04 +01001337 if (!last_used_ea)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001338#if defined(CONFIG_SYS_MEM_TOP_HIDE)
1339 bd_uncached = bis->bi_memsize + CONFIG_SYS_MEM_TOP_HIDE;
Anatolij Gustschin5e3dca52008-04-17 18:18:00 +02001340#else
Anatolij Gustschin4fae35a2008-02-25 20:54:04 +01001341 bd_uncached = bis->bi_memsize;
Anatolij Gustschin5e3dca52008-04-17 18:18:00 +02001342#endif
Anatolij Gustschin4fae35a2008-02-25 20:54:04 +01001343 else
1344 bd_uncached = last_used_ea + MAL_ALLOC_SIZE;
1345
1346 last_used_ea = bd_uncached;
Stefan Roeseff768cb2007-10-31 18:01:24 +01001347 program_tlb(bd_cached, bd_uncached, MAL_ALLOC_SIZE,
1348 TLB_WORD2_I_ENABLE);
1349#else
1350 bd_uncached = bd_cached;
1351#endif
1352 hw_p->tx_phys = bd_cached;
1353 hw_p->rx_phys = bd_cached + MAL_TX_DESC_SIZE;
1354 hw_p->tx = (mal_desc_t *)(bd_uncached);
1355 hw_p->rx = (mal_desc_t *)(bd_uncached + MAL_TX_DESC_SIZE);
1356 debug("hw_p->tx=%08x, hw_p->rx=%08x\n", hw_p->tx, hw_p->rx);
wdenkba56f622004-02-06 23:19:44 +00001357 }
1358
1359 for (i = 0; i < NUM_TX_BUFF; i++) {
1360 hw_p->tx[i].ctrl = 0;
1361 hw_p->tx[i].data_len = 0;
Stefan Roeseff768cb2007-10-31 18:01:24 +01001362 if (hw_p->first_init == 0)
1363 hw_p->txbuf_ptr = malloc_aligned(MAL_ALLOC_SIZE,
1364 L1_CACHE_BYTES);
wdenkba56f622004-02-06 23:19:44 +00001365 hw_p->tx[i].data_ptr = hw_p->txbuf_ptr;
1366 if ((NUM_TX_BUFF - 1) == i)
1367 hw_p->tx[i].ctrl |= MAL_TX_CTRL_WRAP;
1368 hw_p->tx_run[i] = -1;
Stefan Roeseff768cb2007-10-31 18:01:24 +01001369 debug("TX_BUFF %d @ 0x%08lx\n", i, (u32)hw_p->tx[i].data_ptr);
wdenkba56f622004-02-06 23:19:44 +00001370 }
1371
1372 for (i = 0; i < NUM_RX_BUFF; i++) {
1373 hw_p->rx[i].ctrl = 0;
1374 hw_p->rx[i].data_len = 0;
Stefan Roeseff768cb2007-10-31 18:01:24 +01001375 hw_p->rx[i].data_ptr = (char *)NetRxPackets[i];
wdenkba56f622004-02-06 23:19:44 +00001376 if ((NUM_RX_BUFF - 1) == i)
1377 hw_p->rx[i].ctrl |= MAL_RX_CTRL_WRAP;
1378 hw_p->rx[i].ctrl |= MAL_RX_CTRL_EMPTY | MAL_RX_CTRL_INTR;
1379 hw_p->rx_ready[i] = -1;
Stefan Roeseff768cb2007-10-31 18:01:24 +01001380 debug("RX_BUFF %d @ 0x%08lx\n", i, (u32)hw_p->rx[i].data_ptr);
wdenkba56f622004-02-06 23:19:44 +00001381 }
1382
1383 reg = 0x00000000;
1384
1385 reg |= dev->enetaddr[0]; /* set high address */
1386 reg = reg << 8;
1387 reg |= dev->enetaddr[1];
1388
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001389 out_be32((void *)EMAC0_IAH + hw_p->hw_addr, reg);
wdenkba56f622004-02-06 23:19:44 +00001390
1391 reg = 0x00000000;
1392 reg |= dev->enetaddr[2]; /* set low address */
1393 reg = reg << 8;
1394 reg |= dev->enetaddr[3];
1395 reg = reg << 8;
1396 reg |= dev->enetaddr[4];
1397 reg = reg << 8;
1398 reg |= dev->enetaddr[5];
1399
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001400 out_be32((void *)EMAC0_IAL + hw_p->hw_addr, reg);
wdenkba56f622004-02-06 23:19:44 +00001401
1402 switch (devnum) {
1403 case 1:
1404 /* setup MAL tx & rx channel pointers */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001405#if defined (CONFIG_405EP) || defined (CONFIG_440EP) || defined (CONFIG_440GR)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001406 mtdcr (MAL0_TXCTP2R, hw_p->tx_phys);
Stefan Roesec157d8e2005-08-01 16:41:48 +02001407#else
Stefan Roesed1c3b272009-09-09 16:25:29 +02001408 mtdcr (MAL0_TXCTP1R, hw_p->tx_phys);
Stefan Roesec157d8e2005-08-01 16:41:48 +02001409#endif
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001410#if defined(CONFIG_440)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001411 mtdcr (MAL0_TXBADDR, 0x0);
1412 mtdcr (MAL0_RXBADDR, 0x0);
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001413#endif
Stefan Roese8ac41e32008-03-11 15:05:26 +01001414
1415#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001416 mtdcr (MAL0_RXCTP8R, hw_p->rx_phys);
Stefan Roese8ac41e32008-03-11 15:05:26 +01001417 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001418 mtdcr (MAL0_RCBS8, ENET_MAX_MTU_ALIGNED / 16);
Stefan Roese8ac41e32008-03-11 15:05:26 +01001419#else
Stefan Roesed1c3b272009-09-09 16:25:29 +02001420 mtdcr (MAL0_RXCTP1R, hw_p->rx_phys);
wdenkba56f622004-02-06 23:19:44 +00001421 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001422 mtdcr (MAL0_RCBS1, ENET_MAX_MTU_ALIGNED / 16);
Stefan Roese8ac41e32008-03-11 15:05:26 +01001423#endif
wdenkba56f622004-02-06 23:19:44 +00001424 break;
Stefan Roese846b0dd2005-08-08 12:42:22 +02001425#if defined (CONFIG_440GX)
wdenkba56f622004-02-06 23:19:44 +00001426 case 2:
1427 /* setup MAL tx & rx channel pointers */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001428 mtdcr (MAL0_TXBADDR, 0x0);
1429 mtdcr (MAL0_RXBADDR, 0x0);
1430 mtdcr (MAL0_TXCTP2R, hw_p->tx_phys);
1431 mtdcr (MAL0_RXCTP2R, hw_p->rx_phys);
wdenkba56f622004-02-06 23:19:44 +00001432 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001433 mtdcr (MAL0_RCBS2, ENET_MAX_MTU_ALIGNED / 16);
wdenkba56f622004-02-06 23:19:44 +00001434 break;
1435 case 3:
1436 /* setup MAL tx & rx channel pointers */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001437 mtdcr (MAL0_TXBADDR, 0x0);
1438 mtdcr (MAL0_TXCTP3R, hw_p->tx_phys);
1439 mtdcr (MAL0_RXBADDR, 0x0);
1440 mtdcr (MAL0_RXCTP3R, hw_p->rx_phys);
wdenkba56f622004-02-06 23:19:44 +00001441 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001442 mtdcr (MAL0_RCBS3, ENET_MAX_MTU_ALIGNED / 16);
wdenkba56f622004-02-06 23:19:44 +00001443 break;
Stefan Roesec57c7982005-08-11 17:56:56 +02001444#endif /* CONFIG_440GX */
Stefan Roese4c9e8552008-03-19 16:20:49 +01001445#if defined (CONFIG_460GT)
1446 case 2:
1447 /* setup MAL tx & rx channel pointers */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001448 mtdcr (MAL0_TXBADDR, 0x0);
1449 mtdcr (MAL0_RXBADDR, 0x0);
1450 mtdcr (MAL0_TXCTP2R, hw_p->tx_phys);
1451 mtdcr (MAL0_RXCTP16R, hw_p->rx_phys);
Stefan Roese4c9e8552008-03-19 16:20:49 +01001452 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001453 mtdcr (MAL0_RCBS16, ENET_MAX_MTU_ALIGNED / 16);
Stefan Roese4c9e8552008-03-19 16:20:49 +01001454 break;
1455 case 3:
1456 /* setup MAL tx & rx channel pointers */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001457 mtdcr (MAL0_TXBADDR, 0x0);
1458 mtdcr (MAL0_RXBADDR, 0x0);
1459 mtdcr (MAL0_TXCTP3R, hw_p->tx_phys);
1460 mtdcr (MAL0_RXCTP24R, hw_p->rx_phys);
Stefan Roese4c9e8552008-03-19 16:20:49 +01001461 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001462 mtdcr (MAL0_RCBS24, ENET_MAX_MTU_ALIGNED / 16);
Stefan Roese4c9e8552008-03-19 16:20:49 +01001463 break;
1464#endif /* CONFIG_460GT */
wdenkba56f622004-02-06 23:19:44 +00001465 case 0:
1466 default:
1467 /* setup MAL tx & rx channel pointers */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001468#if defined(CONFIG_440)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001469 mtdcr (MAL0_TXBADDR, 0x0);
1470 mtdcr (MAL0_RXBADDR, 0x0);
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001471#endif
Stefan Roesed1c3b272009-09-09 16:25:29 +02001472 mtdcr (MAL0_TXCTP0R, hw_p->tx_phys);
1473 mtdcr (MAL0_RXCTP0R, hw_p->rx_phys);
wdenkba56f622004-02-06 23:19:44 +00001474 /* set RX buffer size */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001475 mtdcr (MAL0_RCBS0, ENET_MAX_MTU_ALIGNED / 16);
wdenkba56f622004-02-06 23:19:44 +00001476 break;
1477 }
1478
1479 /* Enable MAL transmit and receive channels */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001480#if defined(CONFIG_405EP) || defined(CONFIG_440EP) || defined(CONFIG_440GR)
Stefan Roesed1c3b272009-09-09 16:25:29 +02001481 mtdcr (MAL0_TXCASR, (MAL_TXRX_CASR >> (hw_p->devnum*2)));
Stefan Roesec157d8e2005-08-01 16:41:48 +02001482#else
Stefan Roesed1c3b272009-09-09 16:25:29 +02001483 mtdcr (MAL0_TXCASR, (MAL_TXRX_CASR >> hw_p->devnum));
Stefan Roesec157d8e2005-08-01 16:41:48 +02001484#endif
Stefan Roesed1c3b272009-09-09 16:25:29 +02001485 mtdcr (MAL0_RXCASR, (MAL_TXRX_CASR >> hw_p->devnum));
wdenkba56f622004-02-06 23:19:44 +00001486
1487 /* set transmit enable & receive enable */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001488 out_be32((void *)EMAC0_MR0 + hw_p->hw_addr, EMAC_MR0_TXE | EMAC_MR0_RXE);
wdenkba56f622004-02-06 23:19:44 +00001489
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001490 mode_reg = in_be32((void *)EMAC0_MR1 + hw_p->hw_addr);
Stefan Roese76957cb2008-03-01 12:11:40 +01001491
1492 /* set rx-/tx-fifo size */
1493 mode_reg = (mode_reg & ~EMAC_MR1_FIFO_MASK) | EMAC_MR1_FIFO_SIZE;
wdenkba56f622004-02-06 23:19:44 +00001494
1495 /* set speed */
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001496 if (speed == _1000BASET) {
Stefan Roese5e7abce2010-09-11 09:31:43 +02001497#if defined(CONFIG_440SP) || defined(CONFIG_440SPE)
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001498 unsigned long pfc1;
Stefan Roese887e2ec2006-09-07 11:51:23 +02001499
Stefan Roesed1c3b272009-09-09 16:25:29 +02001500 mfsdr (SDR0_PFC1, pfc1);
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001501 pfc1 |= SDR0_PFC1_EM_1000;
Stefan Roesed1c3b272009-09-09 16:25:29 +02001502 mtsdr (SDR0_PFC1, pfc1);
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001503#endif
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001504 mode_reg = mode_reg | EMAC_MR1_MF_1000MBPS | EMAC_MR1_IST;
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001505 } else if (speed == _100BASET)
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001506 mode_reg = mode_reg | EMAC_MR1_MF_100MBPS | EMAC_MR1_IST;
wdenkba56f622004-02-06 23:19:44 +00001507 else
1508 mode_reg = mode_reg & ~0x00C00000; /* 10 MBPS */
1509 if (duplex == FULL)
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001510 mode_reg = mode_reg | 0x80000000 | EMAC_MR1_IST;
wdenkba56f622004-02-06 23:19:44 +00001511
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001512 out_be32((void *)EMAC0_MR1 + hw_p->hw_addr, mode_reg);
wdenkba56f622004-02-06 23:19:44 +00001513
1514 /* Enable broadcast and indvidual address */
1515 /* TBS: enabling runts as some misbehaved nics will send runts */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001516 out_be32((void *)EMAC0_RXM + hw_p->hw_addr, EMAC_RMR_BAE | EMAC_RMR_IAE);
wdenkba56f622004-02-06 23:19:44 +00001517
1518 /* we probably need to set the tx mode1 reg? maybe at tx time */
1519
1520 /* set transmit request threshold register */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001521 out_be32((void *)EMAC0_TRTR + hw_p->hw_addr, 0x18000000); /* 256 byte threshold */
wdenkba56f622004-02-06 23:19:44 +00001522
Wolfgang Denk265817c2005-09-25 00:53:22 +02001523 /* set receive low/high water mark register */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001524#if defined(CONFIG_440)
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001525 /* 440s has a 64 byte burst length */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001526 out_be32((void *)EMAC0_RX_HI_LO_WMARK + hw_p->hw_addr, 0x80009000);
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001527#else
1528 /* 405s have a 16 byte burst length */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001529 out_be32((void *)EMAC0_RX_HI_LO_WMARK + hw_p->hw_addr, 0x0f002000);
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001530#endif /* defined(CONFIG_440) */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001531 out_be32((void *)EMAC0_TMR1 + hw_p->hw_addr, 0xf8640000);
wdenkba56f622004-02-06 23:19:44 +00001532
1533 /* Set fifo limit entry in tx mode 0 */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001534 out_be32((void *)EMAC0_TMR0 + hw_p->hw_addr, 0x00000003);
wdenkba56f622004-02-06 23:19:44 +00001535 /* Frame gap set */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001536 out_be32((void *)EMAC0_I_FRAME_GAP_REG + hw_p->hw_addr, 0x00000008);
wdenkba56f622004-02-06 23:19:44 +00001537
1538 /* Set EMAC IER */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001539 hw_p->emac_ier = EMAC_ISR_PTLE | EMAC_ISR_BFCS | EMAC_ISR_ORE | EMAC_ISR_IRE;
wdenkba56f622004-02-06 23:19:44 +00001540 if (speed == _100BASET)
1541 hw_p->emac_ier = hw_p->emac_ier | EMAC_ISR_SYE;
1542
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001543 out_be32((void *)EMAC0_ISR + hw_p->hw_addr, 0xffffffff); /* clear pending interrupts */
1544 out_be32((void *)EMAC0_IER + hw_p->hw_addr, hw_p->emac_ier);
wdenkba56f622004-02-06 23:19:44 +00001545
1546 if (hw_p->first_init == 0) {
1547 /*
1548 * Connect interrupt service routines
1549 */
Stefan Roesedbbd1252007-10-05 17:10:59 +02001550 irq_install_handler(ETH_IRQ_NUM(hw_p->devnum),
1551 (interrupt_handler_t *) enetInt, dev);
wdenkba56f622004-02-06 23:19:44 +00001552 }
wdenkba56f622004-02-06 23:19:44 +00001553
1554 mtmsr (msr); /* enable interrupts again */
1555
1556 hw_p->bis = bis;
1557 hw_p->first_init = 1;
1558
Stefan Roese802b7692008-01-08 18:39:30 +01001559 return 0;
wdenkba56f622004-02-06 23:19:44 +00001560}
1561
1562
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001563static int ppc_4xx_eth_send (struct eth_device *dev, volatile void *ptr,
wdenkba56f622004-02-06 23:19:44 +00001564 int len)
1565{
1566 struct enet_frame *ef_ptr;
1567 ulong time_start, time_now;
1568 unsigned long temp_txm0;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001569 EMAC_4XX_HW_PST hw_p = dev->priv;
wdenkba56f622004-02-06 23:19:44 +00001570
1571 ef_ptr = (struct enet_frame *) ptr;
1572
1573 /*-----------------------------------------------------------------------+
1574 * Copy in our address into the frame.
1575 *-----------------------------------------------------------------------*/
1576 (void) memcpy (ef_ptr->source_addr, dev->enetaddr, ENET_ADDR_LENGTH);
1577
1578 /*-----------------------------------------------------------------------+
1579 * If frame is too long or too short, modify length.
1580 *-----------------------------------------------------------------------*/
1581 /* TBS: where does the fragment go???? */
1582 if (len > ENET_MAX_MTU)
1583 len = ENET_MAX_MTU;
1584
1585 /* memcpy ((void *) &tx_buff[tx_slot], (const void *) ptr, len); */
1586 memcpy ((void *) hw_p->txbuf_ptr, (const void *) ptr, len);
Matthias Fuchsba79fde2007-12-14 11:19:56 +01001587 flush_dcache_range((u32)hw_p->txbuf_ptr, (u32)hw_p->txbuf_ptr + len);
wdenkba56f622004-02-06 23:19:44 +00001588
1589 /*-----------------------------------------------------------------------+
1590 * set TX Buffer busy, and send it
1591 *-----------------------------------------------------------------------*/
1592 hw_p->tx[hw_p->tx_slot].ctrl = (MAL_TX_CTRL_LAST |
1593 EMAC_TX_CTRL_GFCS | EMAC_TX_CTRL_GP) &
1594 ~(EMAC_TX_CTRL_ISA | EMAC_TX_CTRL_RSA);
1595 if ((NUM_TX_BUFF - 1) == hw_p->tx_slot)
1596 hw_p->tx[hw_p->tx_slot].ctrl |= MAL_TX_CTRL_WRAP;
1597
1598 hw_p->tx[hw_p->tx_slot].data_len = (short) len;
1599 hw_p->tx[hw_p->tx_slot].ctrl |= MAL_TX_CTRL_READY;
1600
Stefan Roese8ac41e32008-03-11 15:05:26 +01001601 sync();
wdenkba56f622004-02-06 23:19:44 +00001602
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001603 out_be32((void *)EMAC0_TMR0 + hw_p->hw_addr,
1604 in_be32((void *)EMAC0_TMR0 + hw_p->hw_addr) | EMAC_TMR0_GNP0);
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001605#ifdef INFO_4XX_ENET
wdenkba56f622004-02-06 23:19:44 +00001606 hw_p->stats.pkts_tx++;
1607#endif
1608
1609 /*-----------------------------------------------------------------------+
1610 * poll unitl the packet is sent and then make sure it is OK
1611 *-----------------------------------------------------------------------*/
1612 time_start = get_timer (0);
1613 while (1) {
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001614 temp_txm0 = in_be32((void *)EMAC0_TMR0 + hw_p->hw_addr);
wdenkba56f622004-02-06 23:19:44 +00001615 /* loop until either TINT turns on or 3 seconds elapse */
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001616 if ((temp_txm0 & EMAC_TMR0_GNP0) != 0) {
wdenkba56f622004-02-06 23:19:44 +00001617 /* transmit is done, so now check for errors
1618 * If there is an error, an interrupt should
1619 * happen when we return
1620 */
1621 time_now = get_timer (0);
1622 if ((time_now - time_start) > 3000) {
1623 return (-1);
1624 }
1625 } else {
1626 return (len);
1627 }
1628 }
1629}
1630
wdenkba56f622004-02-06 23:19:44 +00001631int enetInt (struct eth_device *dev)
1632{
1633 int serviced;
1634 int rc = -1; /* default to not us */
Stefan Roesed1631fe2008-06-26 13:40:57 +02001635 u32 mal_isr;
1636 u32 emac_isr = 0;
1637 u32 mal_eob;
1638 u32 uic_mal;
1639 u32 uic_mal_err;
1640 u32 uic_emac;
1641 u32 uic_emac_b;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001642 EMAC_4XX_HW_PST hw_p;
wdenkba56f622004-02-06 23:19:44 +00001643
1644 /*
1645 * Because the mal is generic, we need to get the current
1646 * eth device
1647 */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001648 dev = eth_get_dev();
wdenkba56f622004-02-06 23:19:44 +00001649
1650 hw_p = dev->priv;
1651
wdenkba56f622004-02-06 23:19:44 +00001652 /* enter loop that stays in interrupt code until nothing to service */
1653 do {
1654 serviced = 0;
1655
Stefan Roesed1631fe2008-06-26 13:40:57 +02001656 uic_mal = mfdcr(UIC_BASE_MAL + UIC_MSR);
1657 uic_mal_err = mfdcr(UIC_BASE_MAL_ERR + UIC_MSR);
1658 uic_emac = mfdcr(UIC_BASE_EMAC + UIC_MSR);
1659 uic_emac_b = mfdcr(UIC_BASE_EMAC_B + UIC_MSR);
Stefan Roese887e2ec2006-09-07 11:51:23 +02001660
Stefan Roesed1631fe2008-06-26 13:40:57 +02001661 if (!(uic_mal & (UIC_MAL_RXEOB | UIC_MAL_TXEOB))
1662 && !(uic_mal_err & (UIC_MAL_SERR | UIC_MAL_TXDE | UIC_MAL_RXDE))
1663 && !(uic_emac & UIC_ETHx) && !(uic_emac_b & UIC_ETHxB)) {
wdenkba56f622004-02-06 23:19:44 +00001664 /* not for us */
1665 return (rc);
1666 }
Stefan Roesed1631fe2008-06-26 13:40:57 +02001667
wdenkba56f622004-02-06 23:19:44 +00001668 /* get and clear controller status interrupts */
Stefan Roesed1631fe2008-06-26 13:40:57 +02001669 /* look at MAL and EMAC error interrupts */
1670 if (uic_mal_err & (UIC_MAL_SERR | UIC_MAL_TXDE | UIC_MAL_RXDE)) {
1671 /* we have a MAL error interrupt */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001672 mal_isr = mfdcr(MAL0_ESR);
Stefan Roesed1631fe2008-06-26 13:40:57 +02001673 mal_err(dev, mal_isr, uic_mal_err,
1674 MAL_UIC_DEF, MAL_UIC_ERR);
1675
1676 /* clear MAL error interrupt status bits */
1677 mtdcr(UIC_BASE_MAL_ERR + UIC_SR,
1678 UIC_MAL_SERR | UIC_MAL_TXDE | UIC_MAL_RXDE);
1679
1680 return -1;
wdenkba56f622004-02-06 23:19:44 +00001681 }
1682
Stefan Roesed1631fe2008-06-26 13:40:57 +02001683 /* look for EMAC errors */
1684 if ((uic_emac & UIC_ETHx) || (uic_emac_b & UIC_ETHxB)) {
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001685 emac_isr = in_be32((void *)EMAC0_ISR + hw_p->hw_addr);
Stefan Roesed1631fe2008-06-26 13:40:57 +02001686 emac_err(dev, emac_isr);
wdenkba56f622004-02-06 23:19:44 +00001687
Stefan Roesed1631fe2008-06-26 13:40:57 +02001688 /* clear EMAC error interrupt status bits */
1689 mtdcr(UIC_BASE_EMAC + UIC_SR, UIC_ETHx);
1690 mtdcr(UIC_BASE_EMAC_B + UIC_SR, UIC_ETHxB);
wdenkba56f622004-02-06 23:19:44 +00001691
Stefan Roesed1631fe2008-06-26 13:40:57 +02001692 return -1;
wdenkba56f622004-02-06 23:19:44 +00001693 }
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001694
wdenkba56f622004-02-06 23:19:44 +00001695 /* handle MAX TX EOB interrupt from a tx */
Stefan Roesed1631fe2008-06-26 13:40:57 +02001696 if (uic_mal & UIC_MAL_TXEOB) {
1697 /* clear MAL interrupt status bits */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001698 mal_eob = mfdcr(MAL0_TXEOBISR);
1699 mtdcr(MAL0_TXEOBISR, mal_eob);
Stefan Roesed1631fe2008-06-26 13:40:57 +02001700 mtdcr(UIC_BASE_MAL + UIC_SR, UIC_MAL_TXEOB);
1701
1702 /* indicate that we serviced an interrupt */
1703 serviced = 1;
1704 rc = 0;
wdenkba56f622004-02-06 23:19:44 +00001705 }
Stefan Roesed1631fe2008-06-26 13:40:57 +02001706
1707 /* handle MAL RX EOB interupt from a receive */
1708 /* check for EOB on valid channels */
1709 if (uic_mal & UIC_MAL_RXEOB) {
Stefan Roesed1c3b272009-09-09 16:25:29 +02001710 mal_eob = mfdcr(MAL0_RXEOBISR);
Stefan Roesed1631fe2008-06-26 13:40:57 +02001711 if (mal_eob &
1712 (0x80000000 >> (hw_p->devnum * MAL_RX_CHAN_MUL))) {
1713 /* push packet to upper layer */
1714 enet_rcv(dev, emac_isr);
1715
1716 /* clear MAL interrupt status bits */
1717 mtdcr(UIC_BASE_MAL + UIC_SR, UIC_MAL_RXEOB);
1718
wdenkba56f622004-02-06 23:19:44 +00001719 /* indicate that we serviced an interrupt */
1720 serviced = 1;
1721 rc = 0;
1722 }
1723 }
James Cloughc0b46d82009-09-10 09:11:50 +02001724#if defined(CONFIG_405EZ)
1725 /*
1726 * On 405EZ the RX-/TX-interrupts are coalesced into
1727 * one IRQ bit in the UIC. We need to acknowledge the
1728 * RX-/TX-interrupts in the SDR0_ICINTSTAT reg as well.
1729 */
1730 mtsdr(SDR0_ICINTSTAT,
1731 SDR_ICRX_STAT | SDR_ICTX0_STAT | SDR_ICTX1_STAT);
1732#endif /* defined(CONFIG_405EZ) */
wdenkba56f622004-02-06 23:19:44 +00001733 } while (serviced);
1734
1735 return (rc);
1736}
1737
1738/*-----------------------------------------------------------------------------+
1739 * MAL Error Routine
1740 *-----------------------------------------------------------------------------*/
1741static void mal_err (struct eth_device *dev, unsigned long isr,
1742 unsigned long uic, unsigned long maldef,
1743 unsigned long mal_errr)
1744{
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001745 EMAC_4XX_HW_PST hw_p = dev->priv;
wdenkba56f622004-02-06 23:19:44 +00001746
Stefan Roesed1c3b272009-09-09 16:25:29 +02001747 mtdcr (MAL0_ESR, isr); /* clear interrupt */
wdenkba56f622004-02-06 23:19:44 +00001748
1749 /* clear DE interrupt */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001750 mtdcr (MAL0_TXDEIR, 0xC0000000);
1751 mtdcr (MAL0_RXDEIR, 0x80000000);
wdenkba56f622004-02-06 23:19:44 +00001752
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001753#ifdef INFO_4XX_ENET
Wolfgang Denk265817c2005-09-25 00:53:22 +02001754 printf ("\nMAL error occured.... ISR = %lx UIC = = %lx MAL_DEF = %lx MAL_ERR= %lx \n", isr, uic, maldef, mal_errr);
wdenkba56f622004-02-06 23:19:44 +00001755#endif
1756
1757 eth_init (hw_p->bis); /* start again... */
1758}
1759
1760/*-----------------------------------------------------------------------------+
1761 * EMAC Error Routine
1762 *-----------------------------------------------------------------------------*/
1763static void emac_err (struct eth_device *dev, unsigned long isr)
1764{
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001765 EMAC_4XX_HW_PST hw_p = dev->priv;
wdenkba56f622004-02-06 23:19:44 +00001766
1767 printf ("EMAC%d error occured.... ISR = %lx\n", hw_p->devnum, isr);
Niklaus Gigerddc922f2009-10-04 20:04:20 +02001768 out_be32((void *)EMAC0_ISR + hw_p->hw_addr, isr);
wdenkba56f622004-02-06 23:19:44 +00001769}
1770
1771/*-----------------------------------------------------------------------------+
1772 * enet_rcv() handles the ethernet receive data
1773 *-----------------------------------------------------------------------------*/
1774static void enet_rcv (struct eth_device *dev, unsigned long malisr)
1775{
1776 struct enet_frame *ef_ptr;
1777 unsigned long data_len;
1778 unsigned long rx_eob_isr;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001779 EMAC_4XX_HW_PST hw_p = dev->priv;
wdenkba56f622004-02-06 23:19:44 +00001780
1781 int handled = 0;
1782 int i;
1783 int loop_count = 0;
1784
Stefan Roesed1c3b272009-09-09 16:25:29 +02001785 rx_eob_isr = mfdcr (MAL0_RXEOBISR);
Stefan Roese8ac41e32008-03-11 15:05:26 +01001786 if ((0x80000000 >> (hw_p->devnum * MAL_RX_CHAN_MUL)) & rx_eob_isr) {
wdenkba56f622004-02-06 23:19:44 +00001787 /* clear EOB */
Stefan Roesed1c3b272009-09-09 16:25:29 +02001788 mtdcr (MAL0_RXEOBISR, rx_eob_isr);
wdenkba56f622004-02-06 23:19:44 +00001789
1790 /* EMAC RX done */
1791 while (1) { /* do all */
1792 i = hw_p->rx_slot;
1793
1794 if ((MAL_RX_CTRL_EMPTY & hw_p->rx[i].ctrl)
1795 || (loop_count >= NUM_RX_BUFF))
1796 break;
Stefan Roesea2e1c702007-07-12 16:32:08 +02001797
wdenkba56f622004-02-06 23:19:44 +00001798 loop_count++;
wdenkba56f622004-02-06 23:19:44 +00001799 handled++;
Stefan Roese8ac41e32008-03-11 15:05:26 +01001800 data_len = (unsigned long) hw_p->rx[i].data_len & 0x0fff; /* Get len */
wdenkba56f622004-02-06 23:19:44 +00001801 if (data_len) {
1802 if (data_len > ENET_MAX_MTU) /* Check len */
1803 data_len = 0;
1804 else {
1805 if (EMAC_RX_ERRORS & hw_p->rx[i].ctrl) { /* Check Errors */
1806 data_len = 0;
1807 hw_p->stats.rx_err_log[hw_p->
1808 rx_err_index]
1809 = hw_p->rx[i].ctrl;
1810 hw_p->rx_err_index++;
1811 if (hw_p->rx_err_index ==
1812 MAX_ERR_LOG)
1813 hw_p->rx_err_index =
1814 0;
wdenkfc1cfcd2004-04-25 15:41:35 +00001815 } /* emac_erros */
wdenkba56f622004-02-06 23:19:44 +00001816 } /* data_len < max mtu */
wdenkfc1cfcd2004-04-25 15:41:35 +00001817 } /* if data_len */
wdenkba56f622004-02-06 23:19:44 +00001818 if (!data_len) { /* no data */
1819 hw_p->rx[i].ctrl |= MAL_RX_CTRL_EMPTY; /* Free Recv Buffer */
1820
1821 hw_p->stats.data_len_err++; /* Error at Rx */
1822 }
1823
1824 /* !data_len */
1825 /* AS.HARNOIS */
1826 /* Check if user has already eaten buffer */
1827 /* if not => ERROR */
1828 else if (hw_p->rx_ready[hw_p->rx_i_index] != -1) {
1829 if (hw_p->is_receiving)
1830 printf ("ERROR : Receive buffers are full!\n");
1831 break;
1832 } else {
1833 hw_p->stats.rx_frames++;
1834 hw_p->stats.rx += data_len;
1835 ef_ptr = (struct enet_frame *) hw_p->rx[i].
1836 data_ptr;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001837#ifdef INFO_4XX_ENET
wdenkba56f622004-02-06 23:19:44 +00001838 hw_p->stats.pkts_rx++;
1839#endif
1840 /* AS.HARNOIS
1841 * use ring buffer
1842 */
1843 hw_p->rx_ready[hw_p->rx_i_index] = i;
1844 hw_p->rx_i_index++;
1845 if (NUM_RX_BUFF == hw_p->rx_i_index)
1846 hw_p->rx_i_index = 0;
1847
Stefan Roesea2e1c702007-07-12 16:32:08 +02001848 hw_p->rx_slot++;
1849 if (NUM_RX_BUFF == hw_p->rx_slot)
1850 hw_p->rx_slot = 0;
1851
wdenkba56f622004-02-06 23:19:44 +00001852 /* AS.HARNOIS
1853 * free receive buffer only when
1854 * buffer has been handled (eth_rx)
1855 rx[i].ctrl |= MAL_RX_CTRL_EMPTY;
1856 */
1857 } /* if data_len */
1858 } /* while */
1859 } /* if EMACK_RXCHL */
1860}
1861
1862
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001863static int ppc_4xx_eth_rx (struct eth_device *dev)
wdenkba56f622004-02-06 23:19:44 +00001864{
1865 int length;
1866 int user_index;
1867 unsigned long msr;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001868 EMAC_4XX_HW_PST hw_p = dev->priv;
wdenkba56f622004-02-06 23:19:44 +00001869
Wolfgang Denk265817c2005-09-25 00:53:22 +02001870 hw_p->is_receiving = 1; /* tell driver */
wdenkba56f622004-02-06 23:19:44 +00001871
1872 for (;;) {
1873 /* AS.HARNOIS
1874 * use ring buffer and
1875 * get index from rx buffer desciptor queue
1876 */
1877 user_index = hw_p->rx_ready[hw_p->rx_u_index];
1878 if (user_index == -1) {
1879 length = -1;
1880 break; /* nothing received - leave for() loop */
1881 }
1882
1883 msr = mfmsr ();
1884 mtmsr (msr & ~(MSR_EE));
1885
Stefan Roese8ac41e32008-03-11 15:05:26 +01001886 length = hw_p->rx[user_index].data_len & 0x0fff;
wdenkba56f622004-02-06 23:19:44 +00001887
1888 /* Pass the packet up to the protocol layers. */
Wolfgang Denk265817c2005-09-25 00:53:22 +02001889 /* NetReceive(NetRxPackets[rxIdx], length - 4); */
1890 /* NetReceive(NetRxPackets[i], length); */
Stefan Roeseff768cb2007-10-31 18:01:24 +01001891 invalidate_dcache_range((u32)hw_p->rx[user_index].data_ptr,
1892 (u32)hw_p->rx[user_index].data_ptr +
Matthias Fuchsba79fde2007-12-14 11:19:56 +01001893 length - 4);
wdenkba56f622004-02-06 23:19:44 +00001894 NetReceive (NetRxPackets[user_index], length - 4);
1895 /* Free Recv Buffer */
1896 hw_p->rx[user_index].ctrl |= MAL_RX_CTRL_EMPTY;
1897 /* Free rx buffer descriptor queue */
1898 hw_p->rx_ready[hw_p->rx_u_index] = -1;
1899 hw_p->rx_u_index++;
1900 if (NUM_RX_BUFF == hw_p->rx_u_index)
1901 hw_p->rx_u_index = 0;
1902
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001903#ifdef INFO_4XX_ENET
wdenkba56f622004-02-06 23:19:44 +00001904 hw_p->stats.pkts_handled++;
1905#endif
1906
1907 mtmsr (msr); /* Enable IRQ's */
1908 }
1909
Wolfgang Denk265817c2005-09-25 00:53:22 +02001910 hw_p->is_receiving = 0; /* tell driver */
wdenkba56f622004-02-06 23:19:44 +00001911
1912 return length;
1913}
1914
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001915int ppc_4xx_eth_initialize (bd_t * bis)
wdenkba56f622004-02-06 23:19:44 +00001916{
1917 static int virgin = 0;
wdenkba56f622004-02-06 23:19:44 +00001918 struct eth_device *dev;
1919 int eth_num = 0;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001920 EMAC_4XX_HW_PST hw = NULL;
Stefan Roese5fb692c2007-01-18 10:25:34 +01001921 u8 ethaddr[4 + CONFIG_EMAC_NR_START][6];
1922 u32 hw_addr[4];
Stefan Roesed1631fe2008-06-26 13:40:57 +02001923 u32 mal_ier;
wdenkba56f622004-02-06 23:19:44 +00001924
Stefan Roese846b0dd2005-08-08 12:42:22 +02001925#if defined(CONFIG_440GX)
Stefan Roesec157d8e2005-08-01 16:41:48 +02001926 unsigned long pfc1;
1927
Stefan Roesed1c3b272009-09-09 16:25:29 +02001928 mfsdr (SDR0_PFC1, pfc1);
wdenkba56f622004-02-06 23:19:44 +00001929 pfc1 &= ~(0x01e00000);
1930 pfc1 |= 0x01200000;
Stefan Roesed1c3b272009-09-09 16:25:29 +02001931 mtsdr (SDR0_PFC1, pfc1);
Stefan Roesec157d8e2005-08-01 16:41:48 +02001932#endif
Stefan Roese5fb692c2007-01-18 10:25:34 +01001933
1934 /* first clear all mac-addresses */
1935 for (eth_num = 0; eth_num < LAST_EMAC_NUM; eth_num++)
1936 memcpy(ethaddr[eth_num], "\0\0\0\0\0\0", 6);
1937
1938 for (eth_num = 0; eth_num < LAST_EMAC_NUM; eth_num++) {
Mike Frysingerd3f87142009-02-11 19:01:26 -05001939 int ethaddr_idx = eth_num + CONFIG_EMAC_NR_START;
Stefan Roese5fb692c2007-01-18 10:25:34 +01001940 switch (eth_num) {
1941 default: /* fall through */
1942 case 0:
Mike Frysingerd3f87142009-02-11 19:01:26 -05001943 eth_getenv_enetaddr("ethaddr", ethaddr[ethaddr_idx]);
Stefan Roese5fb692c2007-01-18 10:25:34 +01001944 hw_addr[eth_num] = 0x0;
1945 break;
1946#ifdef CONFIG_HAS_ETH1
1947 case 1:
Mike Frysingerd3f87142009-02-11 19:01:26 -05001948 eth_getenv_enetaddr("eth1addr", ethaddr[ethaddr_idx]);
Stefan Roese5fb692c2007-01-18 10:25:34 +01001949 hw_addr[eth_num] = 0x100;
1950 break;
1951#endif
1952#ifdef CONFIG_HAS_ETH2
1953 case 2:
Mike Frysingerd3f87142009-02-11 19:01:26 -05001954 eth_getenv_enetaddr("eth2addr", ethaddr[ethaddr_idx]);
Stefan Roese4c9e8552008-03-19 16:20:49 +01001955#if defined(CONFIG_460GT)
1956 hw_addr[eth_num] = 0x300;
1957#else
Stefan Roese5fb692c2007-01-18 10:25:34 +01001958 hw_addr[eth_num] = 0x400;
Stefan Roese4c9e8552008-03-19 16:20:49 +01001959#endif
Stefan Roese5fb692c2007-01-18 10:25:34 +01001960 break;
1961#endif
1962#ifdef CONFIG_HAS_ETH3
1963 case 3:
Mike Frysingerd3f87142009-02-11 19:01:26 -05001964 eth_getenv_enetaddr("eth3addr", ethaddr[ethaddr_idx]);
Stefan Roese4c9e8552008-03-19 16:20:49 +01001965#if defined(CONFIG_460GT)
1966 hw_addr[eth_num] = 0x400;
1967#else
Stefan Roese5fb692c2007-01-18 10:25:34 +01001968 hw_addr[eth_num] = 0x600;
Stefan Roese4c9e8552008-03-19 16:20:49 +01001969#endif
Stefan Roese5fb692c2007-01-18 10:25:34 +01001970 break;
1971#endif
1972 }
1973 }
1974
wdenk3c74e322004-02-22 23:46:08 +00001975 /* set phy num and mode */
1976 bis->bi_phynum[0] = CONFIG_PHY_ADDR;
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001977 bis->bi_phymode[0] = 0;
1978
Stefan Roesec157d8e2005-08-01 16:41:48 +02001979#if defined(CONFIG_PHY1_ADDR)
wdenk3c74e322004-02-22 23:46:08 +00001980 bis->bi_phynum[1] = CONFIG_PHY1_ADDR;
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001981 bis->bi_phymode[1] = 0;
Stefan Roesec157d8e2005-08-01 16:41:48 +02001982#endif
Stefan Roese846b0dd2005-08-08 12:42:22 +02001983#if defined(CONFIG_440GX)
wdenk3c74e322004-02-22 23:46:08 +00001984 bis->bi_phynum[2] = CONFIG_PHY2_ADDR;
1985 bis->bi_phynum[3] = CONFIG_PHY3_ADDR;
wdenk3c74e322004-02-22 23:46:08 +00001986 bis->bi_phymode[2] = 2;
1987 bis->bi_phymode[3] = 2;
Stefan Roesedbbd1252007-10-05 17:10:59 +02001988#endif
wdenkba56f622004-02-06 23:19:44 +00001989
Stefan Roesedbbd1252007-10-05 17:10:59 +02001990#if defined(CONFIG_440GX) || \
1991 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
1992 defined(CONFIG_405EX)
Stefan Roesed6c61aa2005-08-16 18:18:00 +02001993 ppc_4xx_eth_setup_bridge(0, bis);
wdenka06752e2004-09-29 22:43:59 +00001994#endif
1995
Stefan Roese1e25f952005-10-20 16:34:28 +02001996 for (eth_num = 0; eth_num < LAST_EMAC_NUM; eth_num++) {
Stefan Roese5fb692c2007-01-18 10:25:34 +01001997 /*
1998 * See if we can actually bring up the interface,
1999 * otherwise, skip it
2000 */
2001 if (memcmp (ethaddr[eth_num], "\0\0\0\0\0\0", 6) == 0) {
2002 bis->bi_phymode[eth_num] = BI_PHYMODE_NONE;
2003 continue;
wdenkba56f622004-02-06 23:19:44 +00002004 }
2005
2006 /* Allocate device structure */
2007 dev = (struct eth_device *) malloc (sizeof (*dev));
2008 if (dev == NULL) {
Stefan Roesed6c61aa2005-08-16 18:18:00 +02002009 printf ("ppc_4xx_eth_initialize: "
wdenk3f85ce22004-02-23 16:11:30 +00002010 "Cannot allocate eth_device %d\n", eth_num);
wdenkba56f622004-02-06 23:19:44 +00002011 return (-1);
2012 }
wdenkb2532ef2005-06-20 10:17:34 +00002013 memset(dev, 0, sizeof(*dev));
wdenkba56f622004-02-06 23:19:44 +00002014
2015 /* Allocate our private use data */
Stefan Roesed6c61aa2005-08-16 18:18:00 +02002016 hw = (EMAC_4XX_HW_PST) malloc (sizeof (*hw));
wdenkba56f622004-02-06 23:19:44 +00002017 if (hw == NULL) {
Stefan Roesed6c61aa2005-08-16 18:18:00 +02002018 printf ("ppc_4xx_eth_initialize: "
wdenk3f85ce22004-02-23 16:11:30 +00002019 "Cannot allocate private hw data for eth_device %d",
wdenkba56f622004-02-06 23:19:44 +00002020 eth_num);
2021 free (dev);
2022 return (-1);
2023 }
wdenkb2532ef2005-06-20 10:17:34 +00002024 memset(hw, 0, sizeof(*hw));
wdenkba56f622004-02-06 23:19:44 +00002025
Stefan Roese5fb692c2007-01-18 10:25:34 +01002026 hw->hw_addr = hw_addr[eth_num];
2027 memcpy (dev->enetaddr, ethaddr[eth_num], 6);
wdenkba56f622004-02-06 23:19:44 +00002028 hw->devnum = eth_num;
Stefan Roesec157d8e2005-08-01 16:41:48 +02002029 hw->print_speed = 1;
wdenkba56f622004-02-06 23:19:44 +00002030
Stefan Roese5fb692c2007-01-18 10:25:34 +01002031 sprintf (dev->name, "ppc_4xx_eth%d", eth_num - CONFIG_EMAC_NR_START);
wdenkba56f622004-02-06 23:19:44 +00002032 dev->priv = (void *) hw;
Stefan Roesed6c61aa2005-08-16 18:18:00 +02002033 dev->init = ppc_4xx_eth_init;
2034 dev->halt = ppc_4xx_eth_halt;
2035 dev->send = ppc_4xx_eth_send;
2036 dev->recv = ppc_4xx_eth_rx;
wdenkba56f622004-02-06 23:19:44 +00002037
2038 if (0 == virgin) {
2039 /* set the MAL IER ??? names may change with new spec ??? */
Stefan Roesedbbd1252007-10-05 17:10:59 +02002040#if defined(CONFIG_440SPE) || \
2041 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese8ac41e32008-03-11 15:05:26 +01002042 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Stefan Roesedbbd1252007-10-05 17:10:59 +02002043 defined(CONFIG_405EX)
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02002044 mal_ier =
2045 MAL_IER_PT | MAL_IER_PRE | MAL_IER_PWE |
2046 MAL_IER_DE | MAL_IER_OTE | MAL_IER_OE | MAL_IER_PE ;
2047#else
wdenkba56f622004-02-06 23:19:44 +00002048 mal_ier =
2049 MAL_IER_DE | MAL_IER_NE | MAL_IER_TE |
2050 MAL_IER_OPBE | MAL_IER_PLBE;
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02002051#endif
Stefan Roesed1c3b272009-09-09 16:25:29 +02002052 mtdcr (MAL0_ESR, 0xffffffff); /* clear pending interrupts */
2053 mtdcr (MAL0_TXDEIR, 0xffffffff); /* clear pending interrupts */
2054 mtdcr (MAL0_RXDEIR, 0xffffffff); /* clear pending interrupts */
2055 mtdcr (MAL0_IER, mal_ier);
wdenkba56f622004-02-06 23:19:44 +00002056
2057 /* install MAL interrupt handler */
Stefan Roesed1631fe2008-06-26 13:40:57 +02002058 irq_install_handler (VECNUM_MAL_SERR,
wdenkba56f622004-02-06 23:19:44 +00002059 (interrupt_handler_t *) enetInt,
2060 dev);
Stefan Roesed1631fe2008-06-26 13:40:57 +02002061 irq_install_handler (VECNUM_MAL_TXEOB,
wdenkba56f622004-02-06 23:19:44 +00002062 (interrupt_handler_t *) enetInt,
2063 dev);
Stefan Roesed1631fe2008-06-26 13:40:57 +02002064 irq_install_handler (VECNUM_MAL_RXEOB,
wdenkba56f622004-02-06 23:19:44 +00002065 (interrupt_handler_t *) enetInt,
2066 dev);
Stefan Roesed1631fe2008-06-26 13:40:57 +02002067 irq_install_handler (VECNUM_MAL_TXDE,
wdenkba56f622004-02-06 23:19:44 +00002068 (interrupt_handler_t *) enetInt,
2069 dev);
Stefan Roesed1631fe2008-06-26 13:40:57 +02002070 irq_install_handler (VECNUM_MAL_RXDE,
wdenkba56f622004-02-06 23:19:44 +00002071 (interrupt_handler_t *) enetInt,
2072 dev);
2073 virgin = 1;
2074 }
2075
2076 eth_register (dev);
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02002077
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -05002078#if defined(CONFIG_MII) || defined(CONFIG_CMD_MII)
Marian Balakowicz63ff0042005-10-28 22:30:33 +02002079 miiphy_register (dev->name,
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01002080 emac4xx_miiphy_read, emac4xx_miiphy_write);
Marian Balakowicz63ff0042005-10-28 22:30:33 +02002081#endif
wdenkba56f622004-02-06 23:19:44 +00002082 } /* end for each supported device */
Stefan Roese802b7692008-01-08 18:39:30 +01002083
2084 return 0;
wdenkba56f622004-02-06 23:19:44 +00002085}