blob: 3b6d5efce1a1386f2203d5e75b0e46892612e47f [file] [log] [blame]
Vitaly Andrianovef509b92014-04-04 13:16:53 -04001/*
2 * Keystone2: Architecture initialization
3 *
4 * (C) Copyright 2012-2014
5 * Texas Instruments Incorporated, <www.ti.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#include <common.h>
Murali Karicheriafee59c2014-05-29 18:57:12 +030011#include <ns16550.h>
Vitaly Andrianovef509b92014-04-04 13:16:53 -040012#include <asm/io.h>
Hao Zhang20187fd2014-07-16 00:59:24 +030013#include <asm/arch/msmc.h>
Vitaly Andrianovef509b92014-04-04 13:16:53 -040014#include <asm/arch/clock.h>
15#include <asm/arch/hardware.h>
Hao Zhangb66604f2014-10-22 16:32:32 +030016#include <asm/arch/psc_defs.h>
Vitaly Andrianovef509b92014-04-04 13:16:53 -040017
Karicheri, Muralidharan58927a92014-12-09 14:32:26 -050018#define MAX_PCI_PORTS 2
19enum pci_mode {
20 ENDPOINT,
21 LEGACY_ENDPOINT,
22 ROOTCOMPLEX,
23};
24
25#define DEVCFG_MODE_MASK (BIT(2) | BIT(1))
26#define DEVCFG_MODE_SHIFT 1
27
Vitaly Andrianovef509b92014-04-04 13:16:53 -040028void chip_configuration_unlock(void)
29{
Khoronzhuk, Ivan3d315382014-07-09 23:44:44 +030030 __raw_writel(KS2_KICK0_MAGIC, KS2_KICK0);
31 __raw_writel(KS2_KICK1_MAGIC, KS2_KICK1);
Vitaly Andrianovef509b92014-04-04 13:16:53 -040032}
33
Hao Zhangb66604f2014-10-22 16:32:32 +030034#ifdef CONFIG_SOC_K2L
35void osr_init(void)
36{
37 u32 i;
38 u32 j;
39 u32 val;
40 u32 base = KS2_OSR_CFG_BASE;
41 u32 ecc_ctrl[KS2_OSR_NUM_RAM_BANKS];
42
43 /* Enable the OSR clock domain */
44 psc_enable_module(KS2_LPSC_OSR);
45
46 /* Disable OSR ECC check for all the ram banks */
47 for (i = 0; i < KS2_OSR_NUM_RAM_BANKS; i++) {
48 val = i | KS2_OSR_ECC_VEC_TRIG_RD |
49 (KS2_OSR_ECC_CTRL << KS2_OSR_ECC_VEC_RD_ADDR_SH);
50
51 writel(val , base + KS2_OSR_ECC_VEC);
52
53 /**
54 * wait till read is done.
55 * Print should be added after earlyprintk support is added.
56 */
57 for (j = 0; j < 10000; j++) {
58 val = readl(base + KS2_OSR_ECC_VEC);
59 if (val & KS2_OSR_ECC_VEC_RD_DONE)
60 break;
61 }
62
63 ecc_ctrl[i] = readl(base + KS2_OSR_ECC_CTRL) ^
64 KS2_OSR_ECC_CTRL_CHK;
65
66 writel(ecc_ctrl[i], KS2_MSMC_DATA_BASE + i * 4);
67 writel(ecc_ctrl[i], base + KS2_OSR_ECC_CTRL);
68 }
69
70 /* Reset OSR memory to all zeros */
71 for (i = 0; i < KS2_OSR_SIZE; i += 4)
72 writel(0, KS2_OSR_DATA_BASE + i);
73
74 /* Enable OSR ECC check for all the ram banks */
75 for (i = 0; i < KS2_OSR_NUM_RAM_BANKS; i++)
76 writel(ecc_ctrl[i] |
77 KS2_OSR_ECC_CTRL_CHK, base + KS2_OSR_ECC_CTRL);
78}
79#endif
80
Karicheri, Muralidharan58927a92014-12-09 14:32:26 -050081/* Function to set up PCIe mode */
82static void config_pcie_mode(int pcie_port, enum pci_mode mode)
83{
84 u32 val = __raw_readl(KS2_DEVCFG);
85
86 if (pcie_port >= MAX_PCI_PORTS)
87 return;
88
89 /**
90 * each pci port has two bits for mode and it starts at
91 * bit 1. So use port number to get the right bit position.
92 */
93 pcie_port <<= 1;
94 val &= ~(DEVCFG_MODE_MASK << pcie_port);
95 val |= ((mode << DEVCFG_MODE_SHIFT) << pcie_port);
96 __raw_writel(val, KS2_DEVCFG);
97}
98
Nishanth Menon1f807a92016-03-23 10:14:18 -050099static void msmc_k2hkle_common_setup(void)
100{
Nishanth Menon22832842016-03-23 10:14:19 -0500101 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_0);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500102 msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_ARM);
103 msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_NETCP);
104#ifdef KS2_MSMC_SEGMENT_QM_PDSP
105 msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_QM_PDSP);
106#endif
107 msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_PCIE0);
Nishanth Menon22832842016-03-23 10:14:19 -0500108 msmc_share_all_segments(KS2_MSMC_SEGMENT_DEBUG);
109}
110
111static void msmc_k2hk_setup(void)
112{
113 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_1);
114 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_2);
115 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_3);
116 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_4);
117 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_5);
118 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_6);
119 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_7);
120 msmc_share_all_segments(K2HKE_MSMC_SEGMENT_HYPERLINK);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500121}
122
123static inline void msmc_k2l_setup(void)
124{
Nishanth Menon22832842016-03-23 10:14:19 -0500125 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_1);
126 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_2);
127 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_3);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500128 msmc_share_all_segments(K2L_MSMC_SEGMENT_PCIE1);
129}
130
131static inline void msmc_k2e_setup(void)
132{
133 msmc_share_all_segments(K2E_MSMC_SEGMENT_PCIE1);
Nishanth Menon22832842016-03-23 10:14:19 -0500134 msmc_share_all_segments(K2HKE_MSMC_SEGMENT_HYPERLINK);
135 msmc_share_all_segments(K2E_MSMC_SEGMENT_TSIP);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500136}
137
Nishanth Menon22832842016-03-23 10:14:19 -0500138static void msmc_k2g_setup(void)
Nishanth Menon1f807a92016-03-23 10:14:18 -0500139{
Nishanth Menon22832842016-03-23 10:14:19 -0500140 msmc_share_all_segments(KS2_MSMC_SEGMENT_C6X_0);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500141 msmc_share_all_segments(K2G_MSMC_SEGMENT_ARM);
Nishanth Menon22832842016-03-23 10:14:19 -0500142 msmc_share_all_segments(K2G_MSMC_SEGMENT_ICSS0);
143 msmc_share_all_segments(K2G_MSMC_SEGMENT_ICSS1);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500144 msmc_share_all_segments(K2G_MSMC_SEGMENT_NSS);
145 msmc_share_all_segments(K2G_MSMC_SEGMENT_PCIE);
Nishanth Menon22832842016-03-23 10:14:19 -0500146 msmc_share_all_segments(K2G_MSMC_SEGMENT_USB);
147 msmc_share_all_segments(K2G_MSMC_SEGMENT_MLB);
148 msmc_share_all_segments(K2G_MSMC_SEGMENT_PMMC);
149 msmc_share_all_segments(K2G_MSMC_SEGMENT_DSS);
150 msmc_share_all_segments(K2G_MSMC_SEGMENT_MMC);
151 msmc_share_all_segments(KS2_MSMC_SEGMENT_DEBUG);
Nishanth Menon1f807a92016-03-23 10:14:18 -0500152}
153
Vitaly Andrianovef509b92014-04-04 13:16:53 -0400154int arch_cpu_init(void)
155{
156 chip_configuration_unlock();
157 icache_enable();
158
Nishanth Menon1f807a92016-03-23 10:14:18 -0500159 if (cpu_is_k2g()) {
160 msmc_k2g_setup();
161 } else {
162 msmc_k2hkle_common_setup();
163 if (cpu_is_k2e())
164 msmc_k2e_setup();
165 else if (cpu_is_k2l())
166 msmc_k2l_setup();
Nishanth Menon22832842016-03-23 10:14:19 -0500167 else
168 msmc_k2hk_setup();
Nishanth Menon1f807a92016-03-23 10:14:18 -0500169 }
Karicheri, Muralidharan58927a92014-12-09 14:32:26 -0500170
171 /* Initialize the PCIe-0 to work as Root Complex */
172 config_pcie_mode(0, ROOTCOMPLEX);
Hao Zhangbc45d572014-10-22 16:32:30 +0300173#if defined(CONFIG_SOC_K2E) || defined(CONFIG_SOC_K2L)
Karicheri, Muralidharan58927a92014-12-09 14:32:26 -0500174 /* Initialize the PCIe-1 to work as Root Complex */
175 config_pcie_mode(1, ROOTCOMPLEX);
Vitaly Andrianovef509b92014-04-04 13:16:53 -0400176#endif
Hao Zhangb66604f2014-10-22 16:32:32 +0300177#ifdef CONFIG_SOC_K2L
178 osr_init();
179#endif
Vitaly Andrianovef509b92014-04-04 13:16:53 -0400180
Murali Karicheriafee59c2014-05-29 18:57:12 +0300181 /*
182 * just initialise the COM2 port so that TI specific
183 * UART register PWREMU_MGMT is initialized. Linux UART
184 * driver doesn't handle this.
185 */
Lokesh Vutla8c80b192015-09-19 15:00:16 +0530186#ifndef CONFIG_DM_SERIAL
Murali Karicheriafee59c2014-05-29 18:57:12 +0300187 NS16550_init((NS16550_t)(CONFIG_SYS_NS16550_COM2),
188 CONFIG_SYS_NS16550_CLK / 16 / CONFIG_BAUDRATE);
Lokesh Vutla8c80b192015-09-19 15:00:16 +0530189#endif
Murali Karicheriafee59c2014-05-29 18:57:12 +0300190
Vitaly Andrianovef509b92014-04-04 13:16:53 -0400191 return 0;
192}
193
194void reset_cpu(ulong addr)
195{
196 volatile u32 *rstctrl = (volatile u32 *)(KS2_RSTCTRL);
197 u32 tmp;
198
199 tmp = *rstctrl & KS2_RSTCTRL_MASK;
200 *rstctrl = tmp | KS2_RSTCTRL_KEY;
201
202 *rstctrl &= KS2_RSTCTRL_SWRST;
203
204 for (;;)
205 ;
206}
207
208void enable_caches(void)
209{
210#ifndef CONFIG_SYS_DCACHE_OFF
211 /* Enable D-cache. I-cache is already enabled in start.S */
212 dcache_enable();
213#endif
214}
Lokesh Vutlaaeabe652015-07-28 14:16:42 +0530215
216#if defined(CONFIG_DISPLAY_CPUINFO)
217int print_cpuinfo(void)
218{
219 u16 cpu = get_part_number();
220 u8 rev = cpu_revision();
221
222 puts("CPU: ");
223 switch (cpu) {
224 case CPU_66AK2Hx:
225 puts("66AK2Hx SR");
226 break;
227 case CPU_66AK2Lx:
228 puts("66AK2Lx SR");
229 break;
230 case CPU_66AK2Ex:
231 puts("66AK2Ex SR");
232 break;
Lokesh Vutlaf11a3282015-09-19 16:26:38 +0530233 case CPU_66AK2Gx:
234 puts("66AK2Gx SR");
235 break;
Lokesh Vutlaaeabe652015-07-28 14:16:42 +0530236 default:
237 puts("Unknown\n");
238 }
239
240 if (rev == 2)
241 puts("2.0\n");
242 else if (rev == 1)
243 puts("1.1\n");
244 else if (rev == 0)
245 puts("1.0\n");
246
247 return 0;
248}
249#endif