| /* |
| * Copyright 2014, Freescale Semiconductor |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| */ |
| |
| #ifndef _ASM_ARMV8_FSL_LSCH3_CONFIG_ |
| #define _ASM_ARMV8_FSL_LSCH3_CONFIG_ |
| |
| #include <fsl_ddrc_version.h> |
| |
| #define CONFIG_SYS_PAGE_SIZE 0x10000 |
| #define CONFIG_SYS_CACHELINE_SIZE 64 |
| |
| #ifndef L1_CACHE_BYTES |
| #define L1_CACHE_SHIFT 6 |
| #define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT) |
| #endif |
| |
| #define CONFIG_MP |
| #define CONFIG_SYS_FSL_OCRAM_BASE 0x18000000 /* initial RAM */ |
| /* Link Definitions */ |
| #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0) |
| |
| #define CONFIG_SYS_IMMR 0x01000000 |
| #define CONFIG_SYS_FSL_DDR_ADDR (CONFIG_SYS_IMMR + 0x00080000) |
| #define CONFIG_SYS_FSL_DDR2_ADDR (CONFIG_SYS_IMMR + 0x00090000) |
| #define CONFIG_SYS_FSL_DDR3_ADDR 0x08210000 |
| #define CONFIG_SYS_FSL_GUTS_ADDR (CONFIG_SYS_IMMR + 0x00E00000) |
| #define CONFIG_SYS_FSL_PMU_ADDR (CONFIG_SYS_IMMR + 0x00E30000) |
| #define CONFIG_SYS_FSL_RST_ADDR (CONFIG_SYS_IMMR + 0x00E60000) |
| #define CONFIG_SYS_FSL_CH3_CLK_GRPA_ADDR (CONFIG_SYS_IMMR + 0x00300000) |
| #define CONFIG_SYS_FSL_CH3_CLK_GRPB_ADDR (CONFIG_SYS_IMMR + 0x00310000) |
| #define CONFIG_SYS_FSL_CH3_CLK_CTRL_ADDR (CONFIG_SYS_IMMR + 0x00370000) |
| #define CONFIG_SYS_FSL_ESDHC_ADDR (CONFIG_SYS_IMMR + 0x01140000) |
| #define CONFIG_SYS_IFC_ADDR (CONFIG_SYS_IMMR + 0x01240000) |
| #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x011C0500) |
| #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x011C0600) |
| #define CONFIG_SYS_FSL_TIMER_ADDR 0x023d0000 |
| #define CONFIG_SYS_FSL_PMU_CLTBENR (CONFIG_SYS_FSL_PMU_ADDR + \ |
| 0x18A0) |
| |
| #define CONFIG_SYS_FSL_WRIOP1_ADDR (CONFIG_SYS_IMMR + 0x7B80000) |
| #define CONFIG_SYS_FSL_WRIOP1_MDIO1 (CONFIG_SYS_FSL_WRIOP1_ADDR + 0x16000) |
| #define CONFIG_SYS_FSL_WRIOP1_MDIO2 (CONFIG_SYS_FSL_WRIOP1_ADDR + 0x17000) |
| #define CONFIG_SYS_FSL_LSCH3_SERDES_ADDR (CONFIG_SYS_IMMR + 0xEA0000) |
| |
| /* SP (Cortex-A5) related */ |
| #define CONFIG_SYS_FSL_SP_ADDR (CONFIG_SYS_IMMR + 0x00F00000) |
| #define CONFIG_SYS_FSL_SP_VSG_GIC_ADDR (CONFIG_SYS_FSL_SP_ADDR) |
| #define CONFIG_SYS_FSL_SP_VSG_GIC_VIGR1 (CONFIG_SYS_FSL_SP_ADDR) |
| #define CONFIG_SYS_FSL_SP_VSG_GIC_VIGR2 \ |
| (CONFIG_SYS_FSL_SP_ADDR + 0x0008) |
| #define CONFIG_SYS_FSL_SP_LOOPBACK_DUART \ |
| (CONFIG_SYS_FSL_SP_ADDR + 0x1000) |
| |
| #define CONFIG_SYS_FSL_DCSR_DDR_ADDR 0x70012c000ULL |
| #define CONFIG_SYS_FSL_DCSR_DDR2_ADDR 0x70012d000ULL |
| #define CONFIG_SYS_FSL_DCSR_DDR3_ADDR 0x700132000ULL |
| #define CONFIG_SYS_FSL_DCSR_DDR4_ADDR 0x700133000ULL |
| |
| #define I2C1_BASE_ADDR (CONFIG_SYS_IMMR + 0x01000000) |
| #define I2C2_BASE_ADDR (CONFIG_SYS_IMMR + 0x01010000) |
| #define I2C3_BASE_ADDR (CONFIG_SYS_IMMR + 0x01020000) |
| #define I2C4_BASE_ADDR (CONFIG_SYS_IMMR + 0x01030000) |
| |
| #define CONFIG_SYS_LS2085A_XHCI_USB1_ADDR (CONFIG_SYS_IMMR + 0x02100000) |
| #define CONFIG_SYS_LS2085A_XHCI_USB2_ADDR (CONFIG_SYS_IMMR + 0x02110000) |
| |
| /* TZ Protection Controller Definitions */ |
| #define TZPC_BASE 0x02200000 |
| #define TZPCR0SIZE_BASE (TZPC_BASE) |
| #define TZPCDECPROT_0_STAT_BASE (TZPC_BASE + 0x800) |
| #define TZPCDECPROT_0_SET_BASE (TZPC_BASE + 0x804) |
| #define TZPCDECPROT_0_CLR_BASE (TZPC_BASE + 0x808) |
| #define TZPCDECPROT_1_STAT_BASE (TZPC_BASE + 0x80C) |
| #define TZPCDECPROT_1_SET_BASE (TZPC_BASE + 0x810) |
| #define TZPCDECPROT_1_CLR_BASE (TZPC_BASE + 0x814) |
| #define TZPCDECPROT_2_STAT_BASE (TZPC_BASE + 0x818) |
| #define TZPCDECPROT_2_SET_BASE (TZPC_BASE + 0x81C) |
| #define TZPCDECPROT_2_CLR_BASE (TZPC_BASE + 0x820) |
| |
| /* TZ Address Space Controller Definitions */ |
| #define TZASC1_BASE 0x01100000 /* as per CCSR map. */ |
| #define TZASC2_BASE 0x01110000 /* as per CCSR map. */ |
| #define TZASC3_BASE 0x01120000 /* as per CCSR map. */ |
| #define TZASC4_BASE 0x01130000 /* as per CCSR map. */ |
| #define TZASC_BUILD_CONFIG_REG(x) ((TZASC1_BASE + (x * 0x10000))) |
| #define TZASC_ACTION_REG(x) ((TZASC1_BASE + (x * 0x10000)) + 0x004) |
| #define TZASC_GATE_KEEPER(x) ((TZASC1_BASE + (x * 0x10000)) + 0x008) |
| #define TZASC_REGION_BASE_LOW_0(x) ((TZASC1_BASE + (x * 0x10000)) + 0x100) |
| #define TZASC_REGION_BASE_HIGH_0(x) ((TZASC1_BASE + (x * 0x10000)) + 0x104) |
| #define TZASC_REGION_TOP_LOW_0(x) ((TZASC1_BASE + (x * 0x10000)) + 0x108) |
| #define TZASC_REGION_TOP_HIGH_0(x) ((TZASC1_BASE + (x * 0x10000)) + 0x10C) |
| #define TZASC_REGION_ATTRIBUTES_0(x) ((TZASC1_BASE + (x * 0x10000)) + 0x110) |
| #define TZASC_REGION_ID_ACCESS_0(x) ((TZASC1_BASE + (x * 0x10000)) + 0x114) |
| |
| /* Generic Interrupt Controller Definitions */ |
| #define GICD_BASE 0x06000000 |
| #define GICR_BASE 0x06100000 |
| |
| /* SMMU Defintions */ |
| #define SMMU_BASE 0x05000000 /* GR0 Base */ |
| |
| /* DDR */ |
| #define CONFIG_SYS_FSL_DDR_LE |
| #define CONFIG_VERY_BIG_RAM |
| #ifdef CONFIG_SYS_FSL_DDR4 |
| #define CONFIG_SYS_FSL_DDRC_GEN4 |
| #else |
| #define CONFIG_SYS_FSL_DDRC_ARM_GEN3 /* Enable Freescale ARM DDR3 driver */ |
| #endif |
| #define CONFIG_SYS_FSL_DDR /* Freescale DDR driver */ |
| #define CONFIG_SYS_LS2_DDR_BLOCK1_SIZE ((phys_size_t)2 << 30) |
| #define CONFIG_MAX_MEM_MAPPED CONFIG_SYS_LS2_DDR_BLOCK1_SIZE |
| #define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_5_0 |
| |
| #define CONFIG_SYS_FSL_ESDHC_LE |
| /* IFC */ |
| #define CONFIG_SYS_FSL_IFC_LE |
| #define CONFIG_SYS_MEMAC_LITTLE_ENDIAN |
| |
| /* PCIe */ |
| #define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_IMMR + 0x2400000) |
| #define CONFIG_SYS_PCIE2_ADDR (CONFIG_SYS_IMMR + 0x2500000) |
| #define CONFIG_SYS_PCIE3_ADDR (CONFIG_SYS_IMMR + 0x2600000) |
| #define CONFIG_SYS_PCIE4_ADDR (CONFIG_SYS_IMMR + 0x2700000) |
| #define CONFIG_SYS_PCIE1_PHYS_ADDR 0x1000000000ULL |
| #define CONFIG_SYS_PCIE2_PHYS_ADDR 0x1200000000ULL |
| #define CONFIG_SYS_PCIE3_PHYS_ADDR 0x1400000000ULL |
| #define CONFIG_SYS_PCIE4_PHYS_ADDR 0x1600000000ULL |
| |
| /* Cache Coherent Interconnect */ |
| #define CCI_MN_BASE 0x04000000 |
| #define CCI_MN_RNF_NODEID_LIST 0x180 |
| #define CCI_MN_DVM_DOMAIN_CTL 0x200 |
| #define CCI_MN_DVM_DOMAIN_CTL_SET 0x210 |
| |
| #define CCI_RN_I_0_BASE (CCI_MN_BASE + 0x800000) |
| #define CCI_RN_I_2_BASE (CCI_MN_BASE + 0x820000) |
| #define CCI_RN_I_6_BASE (CCI_MN_BASE + 0x860000) |
| #define CCI_RN_I_12_BASE (CCI_MN_BASE + 0x8C0000) |
| #define CCI_RN_I_16_BASE (CCI_MN_BASE + 0x900000) |
| #define CCI_RN_I_20_BASE (CCI_MN_BASE + 0x940000) |
| |
| #define CCI_S0_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x10) |
| #define CCI_S1_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x110) |
| #define CCI_S2_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x210) |
| |
| /* Device Configuration */ |
| #define DCFG_BASE 0x01e00000 |
| #define DCFG_PORSR1 0x000 |
| #define DCFG_PORSR1_RCW_SRC 0xff800000 |
| #define DCFG_PORSR1_RCW_SRC_NOR 0x12f00000 |
| #define DCFG_RCWSR13 0x130 |
| #define DCFG_RCWSR13_DSPI (0 << 8) |
| |
| #define DCFG_DCSR_BASE 0X700100000ULL |
| #define DCFG_DCSR_PORCR1 0x000 |
| |
| /* Supplemental Configuration */ |
| #define SCFG_BASE 0x01fc0000 |
| #define SCFG_USB3PRM1CR 0x000 |
| |
| #ifdef CONFIG_LS2085A |
| #define CONFIG_MAX_CPUS 16 |
| #define CONFIG_SYS_FSL_IFC_BANK_COUNT 8 |
| #define CONFIG_NUM_DDR_CONTROLLERS 3 |
| #define CONFIG_SYS_FSL_CLUSTER_CLOCKS { 1, 1, 4, 4 } |
| #define CONFIG_SYS_FSL_SRDS_1 |
| #define CONFIG_SYS_FSL_SRDS_2 |
| #else |
| #error SoC not defined |
| #endif |
| |
| #ifdef CONFIG_LS2085A |
| #define CONFIG_SYS_FSL_ERRATUM_A008336 |
| #define CONFIG_SYS_FSL_ERRATUM_A008511 |
| #define CONFIG_SYS_FSL_ERRATUM_A008514 |
| #define CONFIG_SYS_FSL_ERRATUM_A008585 |
| #define CONFIG_SYS_FSL_ERRATUM_A008751 |
| #endif |
| |
| #endif /* _ASM_ARMV8_FSL_LSCH3_CONFIG_ */ |