blob: 3fda20a8f6c83077255a0fbf126cdfcc0465eade [file] [log] [blame]
David Feng12916822013-12-14 11:47:37 +08001/*
2 * Configuration for Versatile Express. Parts were derived from other ARM
3 * configurations.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __VEXPRESS_AEMV8A_H
9#define __VEXPRESS_AEMV8A_H
10
David Fengd8bafe132015-01-31 11:55:29 +080011#define CONFIG_DM
12
Linus Walleij03ca6a32014-12-24 02:02:46 +010013/* We use generic board for v8 Versatile Express */
14#define CONFIG_SYS_GENERIC_BOARD
15
Linus Walleijf91afc42015-01-23 11:50:53 +010016#ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP
Darwin Rambo261d2762014-06-09 11:12:59 -070017#ifndef CONFIG_SEMIHOSTING
Linus Walleijf91afc42015-01-23 11:50:53 +010018#error CONFIG_TARGET_VEXPRESS64_BASE_FVP requires CONFIG_SEMIHOSTING
Darwin Rambo261d2762014-06-09 11:12:59 -070019#endif
Darwin Rambo261d2762014-06-09 11:12:59 -070020#define CONFIG_ARMV8_SWITCH_TO_EL1
21#endif
22
David Feng12916822013-12-14 11:47:37 +080023#define CONFIG_REMAKE_ELF
24
David Feng12916822013-12-14 11:47:37 +080025#define CONFIG_SUPPORT_RAW_INITRD
26
27/* Cache Definitions */
28#define CONFIG_SYS_DCACHE_OFF
29#define CONFIG_SYS_ICACHE_OFF
30
31#define CONFIG_IDENT_STRING " vexpress_aemv8a"
32#define CONFIG_BOOTP_VCI_STRING "U-boot.armv8.vexpress_aemv8a"
33
34/* Link Definitions */
Linus Walleijf91afc42015-01-23 11:50:53 +010035#ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP
Darwin Rambo261d2762014-06-09 11:12:59 -070036/* ATF loads u-boot here for BASE_FVP model */
37#define CONFIG_SYS_TEXT_BASE 0x88000000
38#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x03f00000)
Linus Walleijffc10372015-01-23 14:41:10 +010039#elif CONFIG_TARGET_VEXPRESS64_JUNO
40#define CONFIG_SYS_TEXT_BASE 0xe0000000
41#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
Darwin Rambo261d2762014-06-09 11:12:59 -070042#else
Linus Walleij03314f02015-03-23 11:06:14 +010043#error "Unknown board variant"
Darwin Rambo261d2762014-06-09 11:12:59 -070044#endif
David Feng12916822013-12-14 11:47:37 +080045
46/* Flat Device Tree Definitions */
47#define CONFIG_OF_LIBFDT
48
David Feng12916822013-12-14 11:47:37 +080049/* CS register bases for the original memory map. */
50#define V2M_PA_CS0 0x00000000
51#define V2M_PA_CS1 0x14000000
52#define V2M_PA_CS2 0x18000000
53#define V2M_PA_CS3 0x1c000000
54#define V2M_PA_CS4 0x0c000000
55#define V2M_PA_CS5 0x10000000
56
57#define V2M_PERIPH_OFFSET(x) (x << 16)
58#define V2M_SYSREGS (V2M_PA_CS3 + V2M_PERIPH_OFFSET(1))
59#define V2M_SYSCTL (V2M_PA_CS3 + V2M_PERIPH_OFFSET(2))
60#define V2M_SERIAL_BUS_PCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(3))
61
62#define V2M_BASE 0x80000000
63
David Feng12916822013-12-14 11:47:37 +080064/* Common peripherals relative to CS7. */
65#define V2M_AACI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(4))
66#define V2M_MMCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(5))
67#define V2M_KMI0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(6))
68#define V2M_KMI1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(7))
69
Linus Walleijffc10372015-01-23 14:41:10 +010070#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
71#define V2M_UART0 0x7ff80000
72#define V2M_UART1 0x7ff70000
73#else /* Not Juno */
David Feng12916822013-12-14 11:47:37 +080074#define V2M_UART0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(9))
75#define V2M_UART1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(10))
76#define V2M_UART2 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(11))
77#define V2M_UART3 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(12))
Linus Walleijffc10372015-01-23 14:41:10 +010078#endif
David Feng12916822013-12-14 11:47:37 +080079
80#define V2M_WDT (V2M_PA_CS3 + V2M_PERIPH_OFFSET(15))
81
82#define V2M_TIMER01 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(17))
83#define V2M_TIMER23 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(18))
84
85#define V2M_SERIAL_BUS_DVI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(22))
86#define V2M_RTC (V2M_PA_CS3 + V2M_PERIPH_OFFSET(23))
87
88#define V2M_CF (V2M_PA_CS3 + V2M_PERIPH_OFFSET(26))
89
90#define V2M_CLCD (V2M_PA_CS3 + V2M_PERIPH_OFFSET(31))
91
92/* System register offsets. */
93#define V2M_SYS_CFGDATA (V2M_SYSREGS + 0x0a0)
94#define V2M_SYS_CFGCTRL (V2M_SYSREGS + 0x0a4)
95#define V2M_SYS_CFGSTAT (V2M_SYSREGS + 0x0a8)
96
97/* Generic Timer Definitions */
98#define COUNTER_FREQUENCY (0x1800000) /* 24MHz */
99
100/* Generic Interrupt Controller Definitions */
David Fengc71645a2014-03-14 14:26:27 +0800101#ifdef CONFIG_GICV3
102#define GICD_BASE (0x2f000000)
103#define GICR_BASE (0x2f100000)
104#else
Darwin Rambo261d2762014-06-09 11:12:59 -0700105
Linus Walleijf91afc42015-01-23 11:50:53 +0100106#ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP
Darwin Rambo261d2762014-06-09 11:12:59 -0700107#define GICD_BASE (0x2f000000)
108#define GICC_BASE (0x2c000000)
Linus Walleijffc10372015-01-23 14:41:10 +0100109#elif CONFIG_TARGET_VEXPRESS64_JUNO
110#define GICD_BASE (0x2C010000)
111#define GICC_BASE (0x2C02f000)
Darwin Rambo261d2762014-06-09 11:12:59 -0700112#else
Linus Walleij03314f02015-03-23 11:06:14 +0100113#error "Unknown board variant"
David Fengc71645a2014-03-14 14:26:27 +0800114#endif
Linus Walleij03314f02015-03-23 11:06:14 +0100115#endif /* !CONFIG_GICV3 */
David Feng12916822013-12-14 11:47:37 +0800116
117#define CONFIG_SYS_MEMTEST_START V2M_BASE
118#define CONFIG_SYS_MEMTEST_END (V2M_BASE + 0x80000000)
119
120/* Size of malloc() pool */
David Fengd8bafe132015-01-31 11:55:29 +0800121#define CONFIG_SYS_MALLOC_F_LEN 0x2000
Tom Rini5bcae132014-08-14 06:42:37 -0400122#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (8 << 20))
David Feng12916822013-12-14 11:47:37 +0800123
Linus Walleijb31f9d72015-02-17 11:35:25 +0100124/* Ethernet Configuration */
125#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
126/* The real hardware Versatile express uses SMSC9118 */
127#define CONFIG_SMC911X 1
128#define CONFIG_SMC911X_32_BIT 1
129#define CONFIG_SMC911X_BASE (0x018000000)
130#else
131/* The Vexpress64 simulators use SMSC91C111 */
Bhupesh Sharma3865ceb2014-01-16 09:47:40 -0600132#define CONFIG_SMC91111 1
133#define CONFIG_SMC91111_BASE (0x01A000000)
Linus Walleijb31f9d72015-02-17 11:35:25 +0100134#endif
David Feng12916822013-12-14 11:47:37 +0800135
136/* PL011 Serial Configuration */
David Fengd8bafe132015-01-31 11:55:29 +0800137#define CONFIG_BAUDRATE 115200
138#ifdef CONFIG_DM
139#define CONFIG_DM_SERIAL
140#define CONFIG_PL01X_SERIAL
141#else
142#define CONFIG_SYS_SERIAL0 V2M_UART0
143#define CONFIG_SYS_SERIAL1 V2M_UART1
144#define CONFIG_CONS_INDEX 0
David Feng12916822013-12-14 11:47:37 +0800145#define CONFIG_PL011_SERIAL
Linus Walleijffc10372015-01-23 14:41:10 +0100146#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
147#define CONFIG_PL011_CLOCK 7273800
148#else
David Feng12916822013-12-14 11:47:37 +0800149#define CONFIG_PL011_CLOCK 24000000
Linus Walleijffc10372015-01-23 14:41:10 +0100150#endif
David Feng12916822013-12-14 11:47:37 +0800151#define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0, \
152 (void *)CONFIG_SYS_SERIAL1}
David Fengd8bafe132015-01-31 11:55:29 +0800153#endif
David Feng12916822013-12-14 11:47:37 +0800154
155#define CONFIG_BAUDRATE 115200
David Feng12916822013-12-14 11:47:37 +0800156#define CONFIG_SYS_SERIAL0 V2M_UART0
157#define CONFIG_SYS_SERIAL1 V2M_UART1
158
159/* Command line configuration */
160#define CONFIG_MENU
161/*#define CONFIG_MENU_SHOW*/
162#define CONFIG_CMD_CACHE
163#define CONFIG_CMD_BDI
Tom Rini67172522014-08-14 06:42:38 -0400164#define CONFIG_CMD_BOOTI
165#define CONFIG_CMD_UNZIP
David Feng12916822013-12-14 11:47:37 +0800166#define CONFIG_CMD_DHCP
167#define CONFIG_CMD_PXE
168#define CONFIG_CMD_ENV
David Feng12916822013-12-14 11:47:37 +0800169#define CONFIG_CMD_IMI
Linus Walleijffc10372015-01-23 14:41:10 +0100170#define CONFIG_CMD_LOADB
David Feng12916822013-12-14 11:47:37 +0800171#define CONFIG_CMD_MEMORY
172#define CONFIG_CMD_MII
173#define CONFIG_CMD_NET
174#define CONFIG_CMD_PING
175#define CONFIG_CMD_SAVEENV
176#define CONFIG_CMD_RUN
177#define CONFIG_CMD_BOOTD
178#define CONFIG_CMD_ECHO
179#define CONFIG_CMD_SOURCE
180#define CONFIG_CMD_FAT
181#define CONFIG_DOS_PARTITION
182
183/* BOOTP options */
184#define CONFIG_BOOTP_BOOTFILESIZE
185#define CONFIG_BOOTP_BOOTPATH
186#define CONFIG_BOOTP_GATEWAY
187#define CONFIG_BOOTP_HOSTNAME
188#define CONFIG_BOOTP_PXE
189#define CONFIG_BOOTP_PXE_CLIENTARCH 0x100
190
191/* Miscellaneous configurable options */
192#define CONFIG_SYS_LOAD_ADDR (V2M_BASE + 0x10000000)
193
194/* Physical Memory Map */
195#define CONFIG_NR_DRAM_BANKS 1
196#define PHYS_SDRAM_1 (V2M_BASE) /* SDRAM Bank #1 */
197#define PHYS_SDRAM_1_SIZE 0x80000000 /* 2048 MB */
198#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
199
200/* Initial environment variables */
Linus Walleij10d14912015-04-05 01:48:32 +0200201#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
202/*
203 * Defines where the kernel and FDT exist in NOR flash and where it will
204 * be copied into DRAM
205 */
206#define CONFIG_EXTRA_ENV_SETTINGS \
207 "kernel_name=Image\0" \
208 "kernel_addr=0x80000000\0" \
209 "fdt_name=juno\0" \
210 "fdt_addr=0x83000000\0" \
211 "fdt_high=0xffffffffffffffff\0" \
212 "initrd_high=0xffffffffffffffff\0" \
213
214/* Assume we boot with root on the first partition of a USB stick */
215#define CONFIG_BOOTARGS "console=ttyAMA0,115200n8 " \
216 "root=/dev/sda1 rw " \
217 "earlyprintk=pl011,0x7ff80000 debug user_debug=31 "\
218 "loglevel=9"
219
220/* Copy the kernel and FDT to DRAM memory and boot */
221#define CONFIG_BOOTCOMMAND "afs load ${kernel_name} ${kernel_addr} ; " \
222 "afs load ${fdt_name} ${fdt_addr} ; " \
223 "fdt addr ${fdt_addr}; fdt resize; " \
224 "booti ${kernel_addr} - ${fdt_addr}"
225
226#define CONFIG_BOOTDELAY 1
227
228#elif CONFIG_TARGET_VEXPRESS64_BASE_FVP
David Feng12916822013-12-14 11:47:37 +0800229#define CONFIG_EXTRA_ENV_SETTINGS \
Linus Walleij49995ff2015-03-23 11:06:12 +0100230 "kernel_name=uImage\0" \
231 "kernel_addr=0x80000000\0" \
Darwin Rambo261d2762014-06-09 11:12:59 -0700232 "initrd_name=ramdisk.img\0" \
Linus Walleij49995ff2015-03-23 11:06:12 +0100233 "initrd_addr=0x88000000\0" \
234 "fdt_name=devtree.dtb\0" \
235 "fdt_addr=0x83000000\0" \
Darwin Rambo261d2762014-06-09 11:12:59 -0700236 "fdt_high=0xffffffffffffffff\0" \
237 "initrd_high=0xffffffffffffffff\0"
238
239#define CONFIG_BOOTARGS "console=ttyAMA0 earlyprintk=pl011,"\
240 "0x1c090000 debug user_debug=31 "\
241 "loglevel=9"
242
Linus Walleij49995ff2015-03-23 11:06:12 +0100243#define CONFIG_BOOTCOMMAND "smhload ${kernel_name} ${kernel_addr}; " \
244 "smhload ${fdt_name} $fdt_addr; " \
245 "smhload ${initrd_name} $initrd_addr initrd_end; " \
246 "fdt addr $fdt_addr; fdt resize; " \
247 "fdt chosen $initrd_addr $initrd_end; " \
248 "bootm $kernel_addr - $fdt_addr"
Darwin Rambo261d2762014-06-09 11:12:59 -0700249
250#define CONFIG_BOOTDELAY 1
251
252#else
Linus Walleij03314f02015-03-23 11:06:14 +0100253#error "Unknown board variant"
Darwin Rambo261d2762014-06-09 11:12:59 -0700254#endif
David Feng12916822013-12-14 11:47:37 +0800255
256/* Do not preserve environment */
257#define CONFIG_ENV_IS_NOWHERE 1
258#define CONFIG_ENV_SIZE 0x1000
259
260/* Monitor Command Prompt */
261#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
262#define CONFIG_SYS_PROMPT "VExpress64# "
263#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
264 sizeof(CONFIG_SYS_PROMPT) + 16)
265#define CONFIG_SYS_HUSH_PARSER
David Feng12916822013-12-14 11:47:37 +0800266#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
267#define CONFIG_SYS_LONGHELP
Tom Rini5bcae132014-08-14 06:42:37 -0400268#define CONFIG_CMDLINE_EDITING
David Feng12916822013-12-14 11:47:37 +0800269#define CONFIG_SYS_MAXARGS 64 /* max command args */
270
Linus Walleij14f264e2015-02-19 17:19:37 +0100271/* Flash memory is available on the Juno board only */
272#ifndef CONFIG_TARGET_VEXPRESS64_JUNO
273#define CONFIG_SYS_NO_FLASH
274#else
275#define CONFIG_CMD_FLASH
Linus Walleij10d14912015-04-05 01:48:32 +0200276#define CONFIG_CMD_ARMFLASH
Linus Walleij14f264e2015-02-19 17:19:37 +0100277#define CONFIG_SYS_FLASH_CFI 1
278#define CONFIG_FLASH_CFI_DRIVER 1
279#define CONFIG_SYS_FLASH_BASE 0x08000000
280#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MiB */
281#define CONFIG_SYS_MAX_FLASH_BANKS 2
282
283/* Timeout values in ticks */
284#define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Erase Timeout */
285#define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Write Timeout */
286
287/* 255 0x40000 sectors + first or last sector may have 4 erase regions = 259 */
288#define CONFIG_SYS_MAX_FLASH_SECT 259 /* Max sectors */
289#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* use buffered writes */
290#define CONFIG_SYS_FLASH_PROTECTION /* The devices have real protection */
291#define CONFIG_SYS_FLASH_EMPTY_INFO /* flinfo indicates empty blocks */
292
293#endif
294
David Feng12916822013-12-14 11:47:37 +0800295#endif /* __VEXPRESS_AEMV8A_H */