Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / f76750d1113380462413bad94d7a400af1aa4909 / . / configs / ls2080ardb_defconfig
blob: 896262772e5db537f20cf546ed127cac449b1771 [file] [log] [blame]
York Sun7288c2c2015-03-20 19:28:23 -0700[diff] [blame]1CONFIG_ARM=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]2CONFIG_GIC_V3_ITS=y
Prabhakar Kushwaha44937212015-11-09 16:42:07 +0530[diff] [blame]3CONFIG_TARGET_LS2080ARDB=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x30100000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x202000
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=3
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x2000
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinif7d0ae92020-07-28 08:46:52 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="fsl-ls2080a-rdb"
Tom Rinidf59b7d2021-07-26 21:10:37 -0400[diff] [blame]10CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_FSL_LS_PPA=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]12CONFIG_AHCI=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]13# CONFIG_SYS_MALLOC_F is not set
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]14CONFIG_FIT_VERBOSE=y
15CONFIG_OF_BOARD_SETUP=y
16CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]17CONFIG_BOOTDELAY=10
Sam Protsenko5abc1a42017-08-14 20:22:17 +0300[diff] [blame]18CONFIG_USE_BOOTARGS=y
19CONFIG_BOOTARGS="console=ttyS1,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0600 ramdisk_size=0x2000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
Tom Rini970bf862021-11-10 09:11:40 -0500[diff] [blame]20CONFIG_BOOTCOMMAND="env exists mcinitcmd && env exists secureboot && esbc_validate 0x5806C0000; env exists mcinitcmd && fsl_mc lazyapply dpl 0x580d00000;run distro_bootcmd;run nor_bootcmd; env exists secureboot && esbc_halt;"
Adam Ford8ccf98b2018-07-29 13:13:29 -0500[diff] [blame]21CONFIG_MISC_INIT_R=y
Tuomas Tynkkynenad12dc12017-10-08 21:48:01 +0300[diff] [blame]22CONFIG_CMD_IMLS=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]23CONFIG_CMD_GREPENV=y
Simon Glassa1dc9802017-05-17 03:25:10 -0600[diff] [blame]24CONFIG_CMD_EEPROM=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]25CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
26CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]27CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]28CONFIG_CMD_I2C=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]29CONFIG_CMD_MMC=y
Tom Rini8f1a80e2017-07-28 21:31:42 -0400[diff] [blame]30CONFIG_CMD_NAND=y
Simon Glass6500ec72017-08-04 16:34:34 -0600[diff] [blame]31CONFIG_CMD_PCI=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]32CONFIG_CMD_USB=y
Joe Hershbergeref0f2f52015-06-22 16:15:30 -0500[diff] [blame]33# CONFIG_CMD_SETEXPR is not set
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]34CONFIG_CMD_CACHE=y
Chris Packhamc9032ce2017-04-29 15:20:28 +1200[diff] [blame]35CONFIG_CMD_DATE=y
Siva Durga Prasad Paladugu0fd2290c2018-06-19 12:24:23 +0200[diff] [blame]36CONFIG_MP=y
Haikun.Wang@freescale.com25195602015-07-03 16:51:36 +0800[diff] [blame]37CONFIG_OF_CONTROL=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]38CONFIG_ENV_OVERWRITE=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]39CONFIG_ENV_IS_IN_FLASH=y
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]40CONFIG_ENV_ADDR=0x80300000
Prabhakar Kushwaha2bc3b2e2015-10-07 16:30:12 +0530[diff] [blame]41CONFIG_NET_RANDOM_ETHADDR=y
Haikun.Wang@freescale.com25195602015-07-03 16:51:36 +0800[diff] [blame]42CONFIG_DM=y
Peng Ma71037f62018-10-22 10:43:22 +0800[diff] [blame]43CONFIG_SATA_CEVA=y
Tom Rini28522672017-03-01 16:51:58 -0500[diff] [blame]44CONFIG_FSL_CAAM=y
Tom Riniefb5dab72021-08-21 13:50:17 -0400[diff] [blame]45CONFIG_DDR_CLK_FREQ=133333333
Tom Rini95372162021-08-21 13:50:18 -0400[diff] [blame]46CONFIG_DDR_ECC=y
47CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini55dabcc2021-08-18 23:12:24 -0400[diff] [blame]48CONFIG_SYS_I2C_LEGACY=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]49CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six07dea2e2018-03-28 14:38:19 +0200[diff] [blame]50CONFIG_FSL_ESDHC=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]51CONFIG_MTD=y
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900[diff] [blame]52CONFIG_MTD_NOR_FLASH=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]53CONFIG_FLASH_CFI_DRIVER=y
54CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
55CONFIG_SYS_FLASH_CFI=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]56CONFIG_MTD_RAW_NAND=y
Tom Rini53f06132021-09-22 14:50:37 -0400[diff] [blame]57CONFIG_NAND_FSL_IFC=y
Tom Rinic0ad62c2021-09-22 14:50:34 -0400[diff] [blame]58CONFIG_SYS_NAND_ONFI_DETECTION=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]59CONFIG_DM_SPI_FLASH=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame^]60CONFIG_SPI_FLASH_STMICRO=y
Alexandru Gagniuc3146f0c2017-08-01 17:19:59 -0700[diff] [blame]61CONFIG_PHYLIB=y
Jeremy Gebben1c650102018-09-18 15:49:35 -0600[diff] [blame]62CONFIG_PHY_AQUANTIA=y
Tom Rini60f3c012019-11-26 17:32:42 -0500[diff] [blame]63CONFIG_PHY_CORTINA=y
Kuldeep Singhe99b1df2021-08-10 11:20:07 +0530[diff] [blame]64CONFIG_CORTINA_FW_ADDR=0x580980000
Simon Glassa77fda12015-08-19 09:33:43 -0600[diff] [blame]65CONFIG_E1000=y
Adam Fordd7869b212018-07-20 23:03:57 -0500[diff] [blame]66CONFIG_MII=y
Tom Rinicdeb7b82020-10-29 10:48:01 -0400[diff] [blame]67CONFIG_NVME=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]68CONFIG_PCI=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]69CONFIG_DM_PCI_COMPAT=y
Hou Zhiqianged188aa2020-07-09 23:31:42 +0800[diff] [blame]70CONFIG_PCIE_LAYERSCAPE_RC=y
Peng Ma71037f62018-10-22 10:43:22 +0800[diff] [blame]71CONFIG_DM_SCSI=y
Tom Rini6f6b7cf2018-03-06 19:02:27 -0500[diff] [blame]72CONFIG_CONS_INDEX=2
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]73CONFIG_SYS_NS16550=y
Adam Fordf1b1f772018-04-15 13:51:26 -0400[diff] [blame]74CONFIG_SPI=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]75CONFIG_DM_SPI=y
Haikun.Wang@freescale.com25195602015-07-03 16:51:36 +0800[diff] [blame]76CONFIG_FSL_DSPI=y
Masahiro Yamada0a8cc1a2016-06-04 07:35:03 +0900[diff] [blame]77CONFIG_USB=y
78CONFIG_USB_XHCI_HCD=y
Masahiro Yamada10db7502016-06-04 07:35:04 +0900[diff] [blame]79CONFIG_USB_XHCI_DWC3=y