blob: f95eddec3308c2499d8671ba8ec1410d0f8ef250 [file] [log] [blame]
Hao Zhangb1babef2014-07-09 23:44:49 +03001/*
2 * Keystone2: DDR3 configuration
3 *
4 * (C) Copyright 2012-2014
5 * Texas Instruments Incorporated, <www.ti.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __DDR3_CFG_H
11#define __DDR3_CFG_H
12
Vitaly Andrianovd9a76e72016-03-04 10:36:42 -060013#include <asm/arch/ddr3.h>
Hao Zhanga9068472014-07-16 00:59:27 +030014
Hao Zhang345af532014-10-22 16:32:33 +030015extern struct ddr3_phy_config ddr3phy_1600_2g;
16extern struct ddr3_emif_config ddr3_1600_2g;
17
Vitaly Andrianovd9a76e72016-03-04 10:36:42 -060018int ddr3_get_dimm_params_from_spd(struct ddr3_spd_cb *spd_cb);
Hao Zhangb1babef2014-07-09 23:44:49 +030019
20#endif /* __DDR3_CFG_H */