blob: 4779a97a4557c6bdab5b2cb54f75c587ffba5b85 [file] [log] [blame]
Aubrey Li65458982007-03-20 18:16:24 +08001/*
2 * U-boot - Configuration file for BF561 EZKIT board
3 */
4
Mike Frysingercf6f4692008-06-01 09:09:48 -04005#ifndef __CONFIG_BF561_EZKIT_H__
6#define __CONFIG_BF561_EZKIT_H__
Aubrey Li65458982007-03-20 18:16:24 +08007
Mike Frysingerf348ab82009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Mike Frysingerf7ce12c2008-02-18 05:26:48 -05009
Aubrey Li65458982007-03-20 18:16:24 +080010
Aubrey Li65458982007-03-20 18:16:24 +080011/*
Mike Frysingercf6f4692008-06-01 09:09:48 -040012 * Processor Settings
Aubrey Li65458982007-03-20 18:16:24 +080013 */
Mike Frysingercf6f4692008-06-01 09:09:48 -040014#define CONFIG_BFIN_CPU bf561-0.3
15#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 30000000
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
33#define CONFIG_VCO_MULT 20
34/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
39#define CONFIG_SCLK_DIV 6
40
41
42/*
43 * Memory Settings
44 */
45#define CONFIG_MEM_ADD_WDTH 9
46#define CONFIG_MEM_SIZE 64
47
48#define CONFIG_EBIU_SDRRC_VAL 0x306
49#define CONFIG_EBIU_SDGCTL_VAL 0x91114d
50
51#define CONFIG_EBIU_AMGCTL_VAL 0x3F
52#define CONFIG_EBIU_AMBCTL0_VAL 0x7BB07BB0
53#define CONFIG_EBIU_AMBCTL1_VAL 0xFFC27BB0
54
55#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
56#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
57
58
59/*
60 * Network Settings
61 */
62#define ADI_CMDS_NETWORK 1
Aubrey Li65458982007-03-20 18:16:24 +080063#define CONFIG_DRIVER_SMC91111 1
64#define CONFIG_SMC91111_BASE 0x2C010300
Aubrey Li65458982007-03-20 18:16:24 +080065#define CONFIG_SMC_USE_32_BIT 1
Mike Frysingercf6f4692008-06-01 09:09:48 -040066#define CONFIG_HOSTNAME bf561-ezkit
67/* Uncomment next line to use fixed MAC address */
68/* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
69
Aubrey Li65458982007-03-20 18:16:24 +080070
71/*
Mike Frysingercf6f4692008-06-01 09:09:48 -040072 * Flash Settings
Aubrey Li65458982007-03-20 18:16:24 +080073 */
Mike Frysingercf6f4692008-06-01 09:09:48 -040074#define CONFIG_SYS_FLASH_CFI
75#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_FLASH_CFI_AMD_RESET
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#define CONFIG_SYS_FLASH_BASE 0x20000000
Mike Frysingercf6f4692008-06-01 09:09:48 -040078#define CONFIG_SYS_MAX_FLASH_BANKS 1
79#define CONFIG_SYS_MAX_FLASH_SECT 135
80/* The BF561-EZKIT uses a top boot flash */
81#define CONFIG_ENV_IS_IN_FLASH 1
82#define CONFIG_ENV_ADDR 0x20004000
83#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
84#define CONFIG_ENV_SIZE 0x2000
85#define CONFIG_ENV_SECT_SIZE 0x10000
86#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
87#define ENV_IS_EMBEDDED
Aubrey Li65458982007-03-20 18:16:24 +080088#else
Mike Frysingercf6f4692008-06-01 09:09:48 -040089#define ENV_IS_EMBEDDED_CUSTOM
Aubrey Li65458982007-03-20 18:16:24 +080090#endif
Mike Frysinger9ff67e52009-06-14 06:29:07 -040091#ifdef ENV_IS_EMBEDDED
92/* WARNING - the following is hand-optimized to fit within
93 * the sector before the environment sector. If it throws
94 * an error during compilation remove an object here to get
95 * it linked after the configuration sector.
96 */
97# define LDS_BOARD_TEXT \
98 cpu/blackfin/traps.o (.text .text.*); \
99 cpu/blackfin/interrupt.o (.text .text.*); \
100 cpu/blackfin/serial.o (.text .text.*); \
101 common/dlmalloc.o (.text .text.*); \
102 lib_generic/crc32.o (.text .text.*); \
103 lib_generic/zlib.o (.text .text.*); \
104 board/bf561-ezkit/bf561-ezkit.o (.text .text.*); \
105 . = DEFINED(env_offset) ? env_offset : .; \
106 common/env_embedded.o (.text .text.*);
107#endif
Aubrey Li65458982007-03-20 18:16:24 +0800108
Mike Frysingercf6f4692008-06-01 09:09:48 -0400109
110/*
111 * I2C Settings
112 */
113#define CONFIG_SOFT_I2C
114#ifdef CONFIG_SOFT_I2C
115#define PF_SCL PF0
116#define PF_SDA PF1
117#define I2C_INIT \
118 do { \
119 *pFIO0_DIR |= PF_SCL; \
120 SSYNC(); \
121 } while (0)
122#define I2C_ACTIVE \
123 do { \
124 *pFIO0_DIR |= PF_SDA; \
125 *pFIO0_INEN &= ~PF_SDA; \
126 SSYNC(); \
127 } while (0)
128#define I2C_TRISTATE \
129 do { \
130 *pFIO0_DIR &= ~PF_SDA; \
131 *pFIO0_INEN |= PF_SDA; \
132 SSYNC(); \
133 } while (0)
134#define I2C_READ ((*pFIO0_FLAG_D & PF_SDA) != 0)
135#define I2C_SDA(bit) \
136 do { \
137 if (bit) \
138 *pFIO0_FLAG_S = PF_SDA; \
139 else \
140 *pFIO0_FLAG_C = PF_SDA; \
141 SSYNC(); \
142 } while (0)
143#define I2C_SCL(bit) \
144 do { \
145 if (bit) \
146 *pFIO0_FLAG_S = PF_SCL; \
147 else \
148 *pFIO0_FLAG_C = PF_SCL; \
149 SSYNC(); \
150 } while (0)
151#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
152
153#define CONFIG_SYS_I2C_SPEED 50000
154#define CONFIG_SYS_I2C_SLAVE 0
Aubrey Li65458982007-03-20 18:16:24 +0800155#endif
156
Aubrey Li65458982007-03-20 18:16:24 +0800157
Jon Loeligerba2351f2007-07-04 22:31:49 -0500158/*
Mike Frysingercf6f4692008-06-01 09:09:48 -0400159 * Misc Settings
Jon Loeliger079a1362007-07-10 10:12:10 -0500160 */
Mike Frysingercf6f4692008-06-01 09:09:48 -0400161#define CONFIG_UART_CONSOLE 0
162
Jon Loeliger079a1362007-07-10 10:12:10 -0500163
Jon Loeliger079a1362007-07-10 10:12:10 -0500164/*
Mike Frysingercf6f4692008-06-01 09:09:48 -0400165 * Pull in common ADI header for remaining command/environment setup
Jon Loeligerba2351f2007-07-04 22:31:49 -0500166 */
Mike Frysingercf6f4692008-06-01 09:09:48 -0400167#include <configs/bfin_adi_common.h>
Aubrey Li65458982007-03-20 18:16:24 +0800168
Mike Frysingerf348ab82009-04-24 17:22:40 -0400169#endif