blob: ba6504970996a3ab13b8888cf70be0c00caff5b9 [file] [log] [blame]
Shengzhou Liuc4d0e812013-11-22 17:39:11 +08001/*
2 * Copyright 2013 Freescale Semiconductor, Inc.
3 *
Tom Rini5b8031c2016-01-14 22:05:13 -05004 * SPDX-License-Identifier: GPL-2.0
Shengzhou Liuc4d0e812013-11-22 17:39:11 +08005 */
6
7#include <common.h>
8#include <i2c.h>
9#include <hwconfig.h>
10#include <asm/mmu.h>
11#include <fsl_ddr_sdram.h>
12#include <fsl_ddr_dimm_params.h>
13#include <asm/fsl_law.h>
14#include "ddr.h"
15
16DECLARE_GLOBAL_DATA_PTR;
17
18void fsl_ddr_board_options(memctl_options_t *popts,
19 dimm_params_t *pdimm,
20 unsigned int ctrl_num)
21{
22 const struct board_specific_parameters *pbsp, *pbsp_highest = NULL;
23 ulong ddr_freq;
24
Shengzhou Liu3fdc8272014-01-13 13:01:06 +080025 if (ctrl_num > 1) {
Shengzhou Liuc4d0e812013-11-22 17:39:11 +080026 printf("Not supported controller number %d\n", ctrl_num);
27 return;
28 }
29 if (!pdimm->n_ranks)
30 return;
31
32 /*
33 * we use identical timing for all slots. If needed, change the code
34 * to pbsp = rdimms[ctrl_num] or pbsp = udimms[ctrl_num];
35 */
36 if (popts->registered_dimm_en)
37 pbsp = rdimms[0];
38 else
39 pbsp = udimms[0];
40
Shengzhou Liu3fdc8272014-01-13 13:01:06 +080041 /* Get clk_adjust, wrlvl_start, wrlvl_ctl, according to the board ddr
Shengzhou Liuc4d0e812013-11-22 17:39:11 +080042 * freqency and n_banks specified in board_specific_parameters table.
43 */
44 ddr_freq = get_ddr_freq(0) / 1000000;
45 while (pbsp->datarate_mhz_high) {
46 if (pbsp->n_ranks == pdimm->n_ranks &&
47 (pdimm->rank_density >> 30) >= pbsp->rank_gb) {
48 if (ddr_freq <= pbsp->datarate_mhz_high) {
Shengzhou Liuc4d0e812013-11-22 17:39:11 +080049 popts->clk_adjust = pbsp->clk_adjust;
50 popts->wrlvl_start = pbsp->wrlvl_start;
51 popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2;
52 popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3;
Shengzhou Liuc4d0e812013-11-22 17:39:11 +080053 goto found;
54 }
55 pbsp_highest = pbsp;
56 }
57 pbsp++;
58 }
59
60 if (pbsp_highest) {
61 printf("Error: board specific timing not found");
62 printf("for data rate %lu MT/s\n", ddr_freq);
63 printf("Trying to use the highest speed (%u) parameters\n",
64 pbsp_highest->datarate_mhz_high);
Shengzhou Liuc4d0e812013-11-22 17:39:11 +080065 popts->clk_adjust = pbsp_highest->clk_adjust;
66 popts->wrlvl_start = pbsp_highest->wrlvl_start;
67 popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2;
68 popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3;
Shengzhou Liuc4d0e812013-11-22 17:39:11 +080069 } else {
70 panic("DIMM is not supported by this board");
71 }
72found:
73 debug("Found timing match: n_ranks %d, data rate %d, rank_gb %d\n"
74 "\tclk_adjust %d, wrlvl_start %d, wrlvl_ctrl_2 0x%x, "
75 "wrlvl_ctrl_3 0x%x\n",
76 pbsp->n_ranks, pbsp->datarate_mhz_high, pbsp->rank_gb,
77 pbsp->clk_adjust, pbsp->wrlvl_start, pbsp->wrlvl_ctl_2,
78 pbsp->wrlvl_ctl_3);
79
80 /*
81 * Factors to consider for half-strength driver enable:
82 * - number of DIMMs installed
83 */
84 popts->half_strength_driver_enable = 0;
85 /*
86 * Write leveling override
87 */
88 popts->wrlvl_override = 1;
89 popts->wrlvl_sample = 0xf;
90
91 /*
92 * Rtt and Rtt_WR override
93 */
94 popts->rtt_override = 0;
95
96 /* Enable ZQ calibration */
97 popts->zq_en = 1;
98
99 /* DHC_EN =1, ODT = 75 Ohm */
100 popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_75ohm);
101 popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_75ohm);
Shengzhou Liu90101382016-11-15 17:15:21 +0800102
103 /* optimize cpo for erratum A-009942 */
104 popts->cpo_sample = 0x64;
Shengzhou Liuc4d0e812013-11-22 17:39:11 +0800105}
106
Simon Glassf1683aa2017-04-06 12:47:05 -0600107int dram_init(void)
Shengzhou Liuc4d0e812013-11-22 17:39:11 +0800108{
109 phys_size_t dram_size;
110
Shengzhou Liub19e2882014-04-18 16:43:39 +0800111#if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_RAMBOOT_PBL)
Shengzhou Liuc4d0e812013-11-22 17:39:11 +0800112 puts("Initializing....using SPD\n");
Shengzhou Liuc4d0e812013-11-22 17:39:11 +0800113 dram_size = fsl_ddr_sdram();
Shengzhou Liub19e2882014-04-18 16:43:39 +0800114#else
115 /* DDR has been initialised by first stage boot loader */
116 dram_size = fsl_ddr_sdram_size();
117#endif
Shengzhou Liu53499282016-05-31 15:39:06 +0800118 dram_size = setup_ddr_tlbs(dram_size / 0x100000);
119 dram_size *= 0x100000;
Shengzhou Liuc4d0e812013-11-22 17:39:11 +0800120
Simon Glass088454c2017-03-31 08:40:25 -0600121 gd->ram_size = dram_size;
122
123 return 0;
Shengzhou Liuc4d0e812013-11-22 17:39:11 +0800124}