Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / f113d7d3034672de7d074506a05a7055f1f0dcae / . / configs / lion-rk3368_defconfig
blob: c700115aecc6d39112debb70377e0f1d3789fa8a [file] [log] [blame]
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]1CONFIG_ARM=y
Tom Rinia2ac2b92021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]5CONFIG_SYS_TEXT_BASE=0x00200000
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x3F8000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3368-lion-haikou"
Tom Rinic5a6e9f2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0x00000000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]10CONFIG_ROCKCHIP_RK3368=y
11CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
12CONFIG_TPL_LIBCOMMON_SUPPORT=y
13CONFIG_TPL_LIBGENERIC_SUPPORT=y
Simon Glass9ca00682021-07-10 21:14:31 -0600[diff] [blame]14CONFIG_SPL_DRIVERS_MISC=y
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]15CONFIG_SPL=y
16CONFIG_DEBUG_UART_BASE=0xFF180000
17CONFIG_DEBUG_UART_CLOCK=24000000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]18CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassea2ca7e2021-08-08 12:20:14 -0600[diff] [blame]19CONFIG_SPL_SPI=y
Tom Rini49c8ef02021-08-23 10:25:31 -0400[diff] [blame]20CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]21CONFIG_DEBUG_UART=y
Tom Rinieaf6ea62022-05-25 12:16:03 -0400[diff] [blame]22CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
23CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]24CONFIG_FIT=y
25CONFIG_FIT_VERBOSE=y
26CONFIG_SPL_LOAD_FIT=y
Philipp Tomsichc254b292017-09-11 22:04:27 +0200[diff] [blame]27CONFIG_BOOTSTAGE=y
28CONFIG_SPL_BOOTSTAGE=y
29CONFIG_BOOTSTAGE_REPORT=y
30CONFIG_BOOTSTAGE_FDT=y
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]31CONFIG_DEFAULT_FDT_FILE="rockchip/rk3368-lion-haikou.dtb"
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]32# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]33CONFIG_DISPLAY_BOARDINFO_LATE=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]34CONFIG_ARCH_EARLY_INIT_R=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]35CONFIG_SPL_MAX_SIZE=0x40000
36CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini9b5f9ae2022-05-19 15:09:22 -0400[diff] [blame]37CONFIG_SPL_BSS_MAX_SIZE=0x20000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]38CONFIG_SPL_BOOTROM_SUPPORT=y
39# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]40CONFIG_TPL_SYS_MALLOC_SIMPLE=y
Tom Rinif113d7d2022-05-26 13:13:21 -0400[diff] [blame^]41# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
42CONFIG_SPL_STACK=0x188000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]43CONFIG_SPL_STACK_R=y
Heiko Stuebnerba421b92021-02-09 14:47:09 +0100[diff] [blame]44CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]45CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x200
Philipp Tomsichec4bf3d2017-09-13 21:29:43 +0200[diff] [blame]46CONFIG_SPL_ATF=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]47CONFIG_TPL=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]48CONFIG_TPL_MAX_SIZE=0x40000
Simon Glass9ca00682021-07-10 21:14:31 -0600[diff] [blame]49CONFIG_TPL_DRIVERS_MISC=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]50CONFIG_CMD_GPIO=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]51CONFIG_CMD_MMC=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]52CONFIG_CMD_SPI=y
53CONFIG_CMD_USB=y
Philipp Tomsichc254b292017-09-11 22:04:27 +0200[diff] [blame]54CONFIG_CMD_BOOTSTAGE=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]55CONFIG_CMD_REGULATOR=y
56CONFIG_CMD_MTDPARTS=y
57CONFIG_SPL_OF_CONTROL=y
58CONFIG_TPL_OF_CONTROL=y
Philipp Tomsichc254b292017-09-11 22:04:27 +0200[diff] [blame]59CONFIG_OF_LIVE=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]60CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent"
61CONFIG_TPL_OF_PLATDATA=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]62CONFIG_ENV_IS_IN_MMC=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]63CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]64CONFIG_NET_RANDOM_ETHADDR=y
65CONFIG_TPL_DM=y
66CONFIG_REGMAP=y
67CONFIG_SPL_REGMAP=y
68CONFIG_TPL_REGMAP=y
69CONFIG_SYSCON=y
70CONFIG_SPL_SYSCON=y
71CONFIG_TPL_SYSCON=y
72CONFIG_CLK=y
73CONFIG_SPL_CLK=y
74CONFIG_TPL_CLK=y
75CONFIG_ROCKCHIP_GPIO=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]76CONFIG_SYS_I2C_ROCKCHIP=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]77CONFIG_MMC_DW=y
78CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynalf6434a92019-10-03 19:50:15 +0200[diff] [blame]79CONFIG_MTD=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]80CONFIG_SPI_FLASH_MACRONIX=y
81CONFIG_SPI_FLASH_WINBOND=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]82CONFIG_PHY_MSCC=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]83CONFIG_DM_ETH=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]84CONFIG_DM_ETH_PHY=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]85CONFIG_ETH_DESIGNWARE=y
86CONFIG_RGMII=y
87CONFIG_GMAC_ROCKCHIP=y
88CONFIG_PINCTRL=y
89CONFIG_SPL_PINCTRL=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]90CONFIG_DM_PMIC=y
91CONFIG_PMIC_RK8XX=y
92CONFIG_DM_REGULATOR_FIXED=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]93CONFIG_REGULATOR_RK8XX=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]94CONFIG_RAM=y
95CONFIG_SPL_RAM=y
96CONFIG_TPL_RAM=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]97CONFIG_DEBUG_UART_SHIFT=2
98CONFIG_DEBUG_UART_ANNOUNCE=y
99CONFIG_DEBUG_UART_SKIP_INIT=y
100CONFIG_ROCKCHIP_SPI=y
Tom Rini74f11b52020-11-09 14:23:01 -0500[diff] [blame]101CONFIG_SYSINFO=y
102CONFIG_SYSINFO_SMBIOS=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]103CONFIG_SYSRESET=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]104CONFIG_USB=y
105CONFIG_USB_EHCI_HCD=y
106CONFIG_USB_EHCI_GENERIC=y
107CONFIG_USB_DWC2=y
Heiko Stuebner439fdaa2021-02-09 14:47:10 +0100[diff] [blame]108CONFIG_USB_GADGET=y
109CONFIG_USB_GADGET_DWC2_OTG=y
Philipp Tomsich4d02d202017-07-13 01:36:39 +0200[diff] [blame]110CONFIG_SPL_TINY_MEMSET=y
111CONFIG_LZO=y
112CONFIG_ERRNO_STR=y