Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / efaf9a2b32d8e054874515b6b52751858c614e92 / . / include / configs / theadorable.h
blob: 3c942cc6fa013c8568d02ea641256e617e970c88 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]2/*
3 * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]4 */
5
6#ifndef _CONFIG_THEADORABLE_H
7#define _CONFIG_THEADORABLE_H
8
Tom Rini94752f52021-08-21 13:50:14 -0400[diff] [blame]9#include <linux/sizes.h>
10
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]11/*
12 * High Level Configuration Options (easy to change)
13 */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]14
15/*
16 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
17 * for DDR ECC byte filling in the SPL before loading the main
18 * U-Boot into it.
19 */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]20
21/*
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]22 * The debugging version enables USB support via defconfig.
23 * This version should also enable all other non-production
24 * interfaces / features.
25 */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]26
27/* I2C */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]28#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
Stefan Roese8ac71da2016-04-08 15:58:29 +0200[diff] [blame]29#define CONFIG_I2C_MVTWSI_BASE1 MVEBU_TWSI1_BASE
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]30
31/* USB/EHCI configuration */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]32#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
33
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]34/* Environment in SPI NOR flash */
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]35
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]36#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
37
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]38/* Keep device tree and initrd in lower memory so the kernel can access them */
39#define CONFIG_EXTRA_ENV_SETTINGS \
40 "fdt_high=0x10000000\0" \
41 "initrd_high=0x10000000\0"
42
43/* SATA support */
44#define CONFIG_SYS_SATA_MAX_DEVICE 1
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]45#define CONFIG_LBA48
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]46
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]47/* Enable LCD and reserve 512KB from top of memory*/
48#define CONFIG_SYS_MEM_TOP_HIDE 0x80000
49
Stefan Roeseaea02ab2016-02-12 14:24:07 +0100[diff] [blame]50/* FPGA programming support */
Stefan Roeseaea02ab2016-02-12 14:24:07 +0100[diff] [blame]51#define CONFIG_FPGA_STRATIX_V
52
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]53/*
Stefan Roese28226b92016-04-07 10:48:14 +0200[diff] [blame]54 * Bootcounter
55 */
Stefan Roese28226b92016-04-07 10:48:14 +0200[diff] [blame]56/* Max size of RAM minus BOOTCOUNT_ADDR is the bootcounter address */
57#define BOOTCOUNT_ADDR 0x1000
58
59/*
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]60 * mv-common.h should be defined after CMD configs since it used them
61 * to enable certain macros
62 */
63#include "mv-common.h"
64
65/*
66 * Memory layout while starting into the bin_hdr via the
67 * BootROM:
68 *
69 * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
70 * 0x4000.4030 bin_hdr start address
71 * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
72 * 0x4007.fffc BootROM stack top
73 *
74 * The address space between 0x4007.fffc and 0x400f.fff is not locked in
75 * L2 cache thus cannot be used.
76 */
77
78/* SPL */
79/* Defines for SPL */
Pali Rohár1dcbcc72022-01-12 18:32:08 +0100[diff] [blame]80#define CONFIG_SPL_MAX_SIZE ((128 << 10) - (CONFIG_SPL_TEXT_BASE - 0x40000000))
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]81
82#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
83#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
84
85#ifdef CONFIG_SPL_BUILD
86#define CONFIG_SYS_MALLOC_SIMPLE
87#endif
88
89#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
90#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
91
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]92/* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
Tom Rini94752f52021-08-21 13:50:14 -0400[diff] [blame]93#define CONFIG_SYS_SDRAM_SIZE SZ_2G
Stefan Roeseb20c38a2016-01-20 08:13:29 +0100[diff] [blame]94
95#endif /* _CONFIG_THEADORABLE_H */