blob: 879bd5c9539ae25cf0abdac9234f75ef98c561ca [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Tom Warrenefc05ae2011-01-27 10:58:07 +00002/*
Stephen Warrenf3d93302012-05-21 10:04:27 +00003 * (C) Copyright 2010-2012
Tom Warrenefc05ae2011-01-27 10:58:07 +00004 * NVIDIA Corporation <www.nvidia.com>
Tom Warrenefc05ae2011-01-27 10:58:07 +00005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Allen Martin00a27492012-08-31 08:30:00 +000011#include "tegra20-common.h"
Tom Warrenefc05ae2011-01-27 10:58:07 +000012
13/* High-level configuration options */
Tom Warren29f3e3f2012-09-04 17:00:24 -070014#define CONFIG_TEGRA_BOARD_STRING "NVIDIA Harmony"
Tom Warrenefc05ae2011-01-27 10:58:07 +000015
16/* Board-specific serial config */
Tom Warren29f3e3f2012-09-04 17:00:24 -070017#define CONFIG_TEGRA_ENABLE_UARTD
Tom Warrenefc05ae2011-01-27 10:58:07 +000018
19/* UARTD: keyboard satellite board UART, default */
20#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
Tom Warren29f3e3f2012-09-04 17:00:24 -070021#ifdef CONFIG_TEGRA_ENABLE_UARTA
Tom Warrenefc05ae2011-01-27 10:58:07 +000022/* UARTA: debug board UART */
23#define CONFIG_SYS_NS16550_COM2 NV_PA_APB_UARTA_BASE
24#endif
25
Stephen Warren9614a1e2012-07-30 07:37:52 +000026/* NAND support */
Stephen Warren9614a1e2012-07-30 07:37:52 +000027#define CONFIG_SYS_MAX_NAND_DEVICE 1
Stephen Warren9614a1e2012-07-30 07:37:52 +000028
29/* Environment in NAND (which is 512M), aligned to start of last sector */
Stephen Warrenbea26742012-05-16 06:21:00 +000030
Tom Warren29f3e3f2012-09-04 17:00:24 -070031#include "tegra-common-post.h"
Stephen Warrenbea26742012-05-16 06:21:00 +000032
Tom Warrenefc05ae2011-01-27 10:58:07 +000033#endif /* __CONFIG_H */