blob: df1cf13b5485364251073ca1abde9dfe893f812c [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +02002 * (C) Copyright 2000-2006
wdenkfe8c2802002-11-03 00:38:21 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <watchdog.h>
26#include <command.h>
27#include <malloc.h>
28#include <devices.h>
wdenkfe8c2802002-11-03 00:38:21 +000029#ifdef CONFIG_8xx
30#include <mpc8xx.h>
31#endif
wdenk0db5bca2003-03-31 17:27:09 +000032#ifdef CONFIG_5xx
33#include <mpc5xx.h>
34#endif
wdenkcbd8a352004-02-24 02:00:03 +000035#ifdef CONFIG_MPC5xxx
wdenk945af8d2003-07-16 21:53:01 +000036#include <mpc5xxx.h>
37#endif
Jon Loeliger7def6b32007-07-09 18:02:11 -050038#if defined(CONFIG_CMD_IDE)
wdenkfe8c2802002-11-03 00:38:21 +000039#include <ide.h>
40#endif
Jon Loeliger7def6b32007-07-09 18:02:11 -050041#if defined(CONFIG_CMD_SCSI)
wdenkfe8c2802002-11-03 00:38:21 +000042#include <scsi.h>
43#endif
Jon Loeliger7def6b32007-07-09 18:02:11 -050044#if defined(CONFIG_CMD_KGDB)
wdenkfe8c2802002-11-03 00:38:21 +000045#include <kgdb.h>
46#endif
47#ifdef CONFIG_STATUS_LED
48#include <status_led.h>
49#endif
50#include <net.h>
wdenk281e00a2004-08-01 22:48:16 +000051#include <serial.h>
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020052#ifdef CONFIG_SYS_ALLOC_DPRAM
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050053#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +000054#include <commproc.h>
55#endif
wdenk7aa78612003-05-03 15:50:43 +000056#endif
wdenkfe8c2802002-11-03 00:38:21 +000057#include <version.h>
58#if defined(CONFIG_BAB7xx)
59#include <w83c553f.h>
60#endif
61#include <dtt.h>
62#if defined(CONFIG_POST)
63#include <post.h>
64#endif
wdenk56f94be2002-11-05 16:35:14 +000065#if defined(CONFIG_LOGBUFFER)
66#include <logbuff.h>
67#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
wdenk42d1f032003-10-15 23:53:47 +000069#include <asm/cache.h>
70#endif
wdenk1c437712004-01-16 00:30:56 +000071#ifdef CONFIG_PS2KBD
72#include <keyboard.h>
73#endif
wdenkfe8c2802002-11-03 00:38:21 +000074
Kumar Galaecf5b982008-12-16 14:59:20 -060075#ifdef CONFIG_ADDR_MAP
76#include <asm/mmu.h>
77#endif
78
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#ifdef CONFIG_SYS_UPDATE_FLASH_SIZE
Heiko Schocherfa230442006-12-21 17:17:02 +010080extern int update_flash_size (int flash_size);
81#endif
82
Wolfgang Denk9045f332007-06-08 10:24:58 +020083#if defined(CONFIG_SC3)
Heiko Schocherca43ba12007-01-11 15:44:44 +010084extern void sc3_read_eeprom(void);
85#endif
86
Jon Loeliger7def6b32007-07-09 18:02:11 -050087#if defined(CONFIG_CMD_DOC)
wdenkfe8c2802002-11-03 00:38:21 +000088void doc_init (void);
89#endif
90#if defined(CONFIG_HARD_I2C) || \
91 defined(CONFIG_SOFT_I2C)
92#include <i2c.h>
93#endif
Ben Warren04a9e112008-01-16 22:37:35 -050094#include <spi.h>
Scott Woodd6ac2ed2008-05-22 10:49:46 -050095#include <nand.h>
wdenkfe8c2802002-11-03 00:38:21 +000096
97static char *failed = "*** failed ***\n";
98
wdenk17d704e2004-04-10 20:43:50 +000099#if defined(CONFIG_OXC) || defined(CONFIG_PCU_E) || defined(CONFIG_RMU)
wdenkfe8c2802002-11-03 00:38:21 +0000100extern flash_info_t flash_info[];
wdenk17d704e2004-04-10 20:43:50 +0000101#endif
wdenkfe8c2802002-11-03 00:38:21 +0000102
Heiko Schocherca43ba12007-01-11 15:44:44 +0100103#if defined(CONFIG_START_IDE)
104extern int board_start_ide(void);
105#endif
wdenkfe8c2802002-11-03 00:38:21 +0000106#include <environment.h>
Wolfgang Denkd87080b2006-03-31 18:32:53 +0200107
Wolfgang Denkbce84c42005-08-30 14:13:23 +0200108DECLARE_GLOBAL_DATA_PTR;
wdenkfe8c2802002-11-03 00:38:21 +0000109
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200110#if defined(CONFIG_ENV_IS_EMBEDDED)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200111#define TOTAL_MALLOC_LEN CONFIG_SYS_MALLOC_LEN
112#elif ( ((CONFIG_ENV_ADDR+CONFIG_ENV_SIZE) < CONFIG_SYS_MONITOR_BASE) || \
113 (CONFIG_ENV_ADDR >= (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)) ) || \
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200114 defined(CONFIG_ENV_IS_IN_NVRAM)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define TOTAL_MALLOC_LEN (CONFIG_SYS_MALLOC_LEN + CONFIG_ENV_SIZE)
wdenkfe8c2802002-11-03 00:38:21 +0000116#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define TOTAL_MALLOC_LEN CONFIG_SYS_MALLOC_LEN
wdenkfe8c2802002-11-03 00:38:21 +0000118#endif
119
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#if !defined(CONFIG_SYS_MEM_TOP_HIDE)
121#define CONFIG_SYS_MEM_TOP_HIDE 0
Stefan Roese6fb4b642008-03-27 10:24:03 +0100122#endif
123
wdenk3b57fe02003-05-30 12:48:29 +0000124extern ulong __init_end;
125extern ulong _end;
wdenk3b57fe02003-05-30 12:48:29 +0000126ulong monitor_flash_len;
127
Jon Loeliger7def6b32007-07-09 18:02:11 -0500128#if defined(CONFIG_CMD_BEDBUG)
wdenk8bde7f72003-06-27 21:31:46 +0000129#include <bedbug/type.h>
130#endif
131
wdenkfe8c2802002-11-03 00:38:21 +0000132/*
133 * Begin and End of memory area for malloc(), and current "brk"
134 */
135static ulong mem_malloc_start = 0;
136static ulong mem_malloc_end = 0;
137static ulong mem_malloc_brk = 0;
138
139/************************************************************************
140 * Utilities *
141 ************************************************************************
142 */
143
144/*
145 * The Malloc area is immediately below the monitor copy in DRAM
146 */
147static void mem_malloc_init (void)
148{
Stefan Roesee9514752007-07-08 13:44:27 +0200149#if !defined(CONFIG_RELOC_FIXUP_WORKS)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150 mem_malloc_end = CONFIG_SYS_MONITOR_BASE + gd->reloc_off;
Stefan Roesee9514752007-07-08 13:44:27 +0200151#endif
152 mem_malloc_start = mem_malloc_end - TOTAL_MALLOC_LEN;
wdenkfe8c2802002-11-03 00:38:21 +0000153 mem_malloc_brk = mem_malloc_start;
154
155 memset ((void *) mem_malloc_start,
156 0,
157 mem_malloc_end - mem_malloc_start);
158}
159
160void *sbrk (ptrdiff_t increment)
161{
162 ulong old = mem_malloc_brk;
163 ulong new = old + increment;
164
165 if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
166 return (NULL);
167 }
168 mem_malloc_brk = new;
169 return ((void *) old);
170}
171
wdenkfe8c2802002-11-03 00:38:21 +0000172/*
173 * All attempts to come up with a "common" initialization sequence
174 * that works for all boards and architectures failed: some of the
175 * requirements are just _too_ different. To get rid of the resulting
176 * mess of board dependend #ifdef'ed code we now make the whole
177 * initialization sequence configurable to the user.
178 *
179 * The requirements for any new initalization function is simple: it
180 * receives a pointer to the "global data" structure as it's only
181 * argument, and returns an integer return code, where 0 means
182 * "continue" and != 0 means "fatal error, hang the system".
183 */
184typedef int (init_fnc_t) (void);
185
186/************************************************************************
187 * Init Utilities *
188 ************************************************************************
189 * Some of this code should be moved into the core functions,
190 * but let's get it working (again) first...
191 */
192
193static int init_baudrate (void)
194{
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200195 char tmp[64]; /* long enough for environment variables */
wdenkfe8c2802002-11-03 00:38:21 +0000196 int i = getenv_r ("baudrate", tmp, sizeof (tmp));
197
198 gd->baudrate = (i > 0)
199 ? (int) simple_strtoul (tmp, NULL, 10)
200 : CONFIG_BAUDRATE;
wdenkfe8c2802002-11-03 00:38:21 +0000201 return (0);
202}
203
204/***********************************************************************/
205
Kim Phillips79f240f2007-08-16 22:52:39 -0500206void __board_add_ram_info(int use_default)
207{
208 /* please define platform specific board_add_ram_info() */
209}
210void board_add_ram_info(int) __attribute__((weak, alias("__board_add_ram_info")));
211
Stefan Roesed96f41e2005-11-30 13:06:40 +0100212
wdenkfe8c2802002-11-03 00:38:21 +0000213static int init_func_ram (void)
214{
wdenkfe8c2802002-11-03 00:38:21 +0000215#ifdef CONFIG_BOARD_TYPES
216 int board_type = gd->board_type;
217#else
218 int board_type = 0; /* use dummy arg */
219#endif
220 puts ("DRAM: ");
221
222 if ((gd->ram_size = initdram (board_type)) > 0) {
Stefan Roesed96f41e2005-11-30 13:06:40 +0100223 print_size (gd->ram_size, "");
Stefan Roesed96f41e2005-11-30 13:06:40 +0100224 board_add_ram_info(0);
Stefan Roesed96f41e2005-11-30 13:06:40 +0100225 putc('\n');
wdenkfe8c2802002-11-03 00:38:21 +0000226 return (0);
227 }
228 puts (failed);
229 return (1);
230}
231
232/***********************************************************************/
233
234#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
235static int init_func_i2c (void)
236{
237 puts ("I2C: ");
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238 i2c_init (CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
wdenkfe8c2802002-11-03 00:38:21 +0000239 puts ("ready\n");
240 return (0);
241}
242#endif
243
Ben Warren04a9e112008-01-16 22:37:35 -0500244#if defined(CONFIG_HARD_SPI)
245static int init_func_spi (void)
246{
247 puts ("SPI: ");
248 spi_init ();
249 puts ("ready\n");
250 return (0);
251}
252#endif
253
wdenkfe8c2802002-11-03 00:38:21 +0000254/***********************************************************************/
255
256#if defined(CONFIG_WATCHDOG)
257static int init_func_watchdog_init (void)
258{
259 puts (" Watchdog enabled\n");
260 WATCHDOG_RESET ();
261 return (0);
262}
263# define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
264
265static int init_func_watchdog_reset (void)
266{
267 WATCHDOG_RESET ();
268 return (0);
269}
270# define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
271#else
272# define INIT_FUNC_WATCHDOG_INIT /* undef */
273# define INIT_FUNC_WATCHDOG_RESET /* undef */
274#endif /* CONFIG_WATCHDOG */
275
276/************************************************************************
277 * Initialization sequence *
278 ************************************************************************
279 */
280
281init_fnc_t *init_sequence[] = {
282
wdenkc837dcb2004-01-20 23:12:12 +0000283#if defined(CONFIG_BOARD_EARLY_INIT_F)
284 board_early_init_f,
wdenkfe8c2802002-11-03 00:38:21 +0000285#endif
wdenkc178d3d2004-01-24 20:25:54 +0000286
wdenk66ca92a2004-09-28 17:59:53 +0000287#if !defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkfe8c2802002-11-03 00:38:21 +0000288 get_clocks, /* get CPU and bus clocks (etc.) */
Markus Klotzbuecher090eb732006-07-12 15:26:01 +0200289#if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M) \
290 && !defined(CONFIG_TQM885D)
wdenke9132ea2004-04-24 23:23:30 +0000291 adjust_sdram_tbs_8xx,
292#endif
wdenkfe8c2802002-11-03 00:38:21 +0000293 init_timebase,
wdenkc178d3d2004-01-24 20:25:54 +0000294#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#ifdef CONFIG_SYS_ALLOC_DPRAM
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500296#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000297 dpram_init,
298#endif
wdenk7aa78612003-05-03 15:50:43 +0000299#endif
wdenkfe8c2802002-11-03 00:38:21 +0000300#if defined(CONFIG_BOARD_POSTCLK_INIT)
301 board_postclk_init,
302#endif
303 env_init,
wdenk66ca92a2004-09-28 17:59:53 +0000304#if defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkc178d3d2004-01-24 20:25:54 +0000305 get_clocks_866, /* get CPU and bus clocks according to the environment variable */
306 sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */
307 init_timebase,
308#endif
wdenkfe8c2802002-11-03 00:38:21 +0000309 init_baudrate,
310 serial_init,
311 console_init_f,
312 display_options,
313#if defined(CONFIG_8260)
314 prt_8260_rsr,
315 prt_8260_clks,
316#endif /* CONFIG_8260 */
Dave Liu9be39a62007-06-25 10:41:56 +0800317#if defined(CONFIG_MPC83XX)
318 prt_83xx_rsr,
319#endif
wdenkfe8c2802002-11-03 00:38:21 +0000320 checkcpu,
wdenkcbd8a352004-02-24 02:00:03 +0000321#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000322 prt_mpc5xxx_clks,
wdenkcbd8a352004-02-24 02:00:03 +0000323#endif /* CONFIG_MPC5xxx */
wdenk983fda82004-10-28 00:09:35 +0000324#if defined(CONFIG_MPC8220)
325 prt_mpc8220_clks,
326#endif
wdenkfe8c2802002-11-03 00:38:21 +0000327 checkboard,
328 INIT_FUNC_WATCHDOG_INIT
wdenkc837dcb2004-01-20 23:12:12 +0000329#if defined(CONFIG_MISC_INIT_F)
wdenkfe8c2802002-11-03 00:38:21 +0000330 misc_init_f,
331#endif
332 INIT_FUNC_WATCHDOG_RESET
333#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
334 init_func_i2c,
335#endif
Ben Warren04a9e112008-01-16 22:37:35 -0500336#if defined(CONFIG_HARD_SPI)
337 init_func_spi,
338#endif
wdenkfe8c2802002-11-03 00:38:21 +0000339#if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */
340 dtt_init,
341#endif
wdenk4532cb62003-04-27 22:52:51 +0000342#ifdef CONFIG_POST
343 post_init_f,
344#endif
wdenkfe8c2802002-11-03 00:38:21 +0000345 INIT_FUNC_WATCHDOG_RESET
346 init_func_ram,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#if defined(CONFIG_SYS_DRAM_TEST)
wdenkfe8c2802002-11-03 00:38:21 +0000348 testdram,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#endif /* CONFIG_SYS_DRAM_TEST */
wdenkfe8c2802002-11-03 00:38:21 +0000350 INIT_FUNC_WATCHDOG_RESET
351
352 NULL, /* Terminate this list */
353};
354
Kumar Gala81d93e52008-02-18 08:09:37 -0600355#ifndef CONFIG_MAX_MEM_MAPPED
356#define CONFIG_MAX_MEM_MAPPED (256 << 20)
357#endif
358ulong get_effective_memsize(void)
359{
360#ifndef CONFIG_VERY_BIG_RAM
361 return gd->ram_size;
362#else
363 /* limit stack to what we can reasonable map */
364 return ((gd->ram_size > CONFIG_MAX_MEM_MAPPED) ?
365 CONFIG_MAX_MEM_MAPPED : gd->ram_size);
366#endif
367}
368
wdenkfe8c2802002-11-03 00:38:21 +0000369/************************************************************************
370 *
371 * This is the first part of the initialization sequence that is
372 * implemented in C, but still running from ROM.
373 *
374 * The main purpose is to provide a (serial) console interface as
375 * soon as possible (so we can see any error messages), and to
376 * initialize the RAM so that we can relocate the monitor code to
377 * RAM.
378 *
379 * Be aware of the restrictions: global data is read-only, BSS is not
380 * initialized, and stack space is limited to a few kB.
381 *
382 ************************************************************************
383 */
384
Marian Balakowicz95d449a2008-05-13 15:53:29 +0200385#ifdef CONFIG_LOGBUFFER
386unsigned long logbuffer_base(void)
387{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200388 return CONFIG_SYS_SDRAM_BASE + get_effective_memsize() - LOGBUFF_LEN;
Marian Balakowicz95d449a2008-05-13 15:53:29 +0200389}
390#endif
391
wdenkfe8c2802002-11-03 00:38:21 +0000392void board_init_f (ulong bootflag)
393{
wdenkfe8c2802002-11-03 00:38:21 +0000394 bd_t *bd;
395 ulong len, addr, addr_sp;
Wolfgang Denk7bc5ee02005-08-26 01:36:03 +0200396 ulong *s;
wdenkfe8c2802002-11-03 00:38:21 +0000397 gd_t *id;
398 init_fnc_t **init_fnc_ptr;
399#ifdef CONFIG_PRAM
400 int i;
401 ulong reg;
402 uchar tmp[64]; /* long enough for environment variables */
403#endif
404
405 /* Pointer is writable since we allocated a register for it */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200406 gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
wdenk93f6a672004-07-01 20:28:03 +0000407 /* compiler optimization barrier needed for GCC >= 3.4 */
408 __asm__ __volatile__("": : :"memory");
wdenkfe8c2802002-11-03 00:38:21 +0000409
Kumar Galaf0600542008-06-11 00:44:10 -0500410#if !defined(CONFIG_CPM2) && !defined(CONFIG_MPC83XX) && \
411 !defined(CONFIG_MPC85xx) && !defined(CONFIG_MPC86xx)
wdenkfe8c2802002-11-03 00:38:21 +0000412 /* Clear initial global data */
413 memset ((void *) gd, 0, sizeof (gd_t));
414#endif
415
416 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
417 if ((*init_fnc_ptr) () != 0) {
418 hang ();
419 }
420 }
421
422 /*
423 * Now that we have DRAM mapped and working, we can
424 * relocate the code and continue running from DRAM.
425 *
426 * Reserve memory at end of RAM for (top down in that order):
Stefan Roese14f73ca2008-03-26 10:14:11 +0100427 * - area that won't get touched by U-Boot and Linux (optional)
wdenk8bde7f72003-06-27 21:31:46 +0000428 * - kernel log buffer
wdenkfe8c2802002-11-03 00:38:21 +0000429 * - protected RAM
430 * - LCD framebuffer
431 * - monitor code
432 * - board info struct
433 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200434 len = (ulong)&_end - CONFIG_SYS_MONITOR_BASE;
wdenkfe8c2802002-11-03 00:38:21 +0000435
Stefan Roese14f73ca2008-03-26 10:14:11 +0100436 /*
437 * Subtract specified amount of memory to hide so that it won't
438 * get "touched" at all by U-Boot. By fixing up gd->ram_size
439 * the Linux kernel should now get passed the now "corrected"
440 * memory size and won't touch it either. This should work
441 * for arch/ppc and arch/powerpc. Only Linux board ports in
442 * arch/powerpc with bootwrapper support, that recalculate the
443 * memory size from the SDRAM controller setup will have to
444 * get fixed.
445 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200446 gd->ram_size -= CONFIG_SYS_MEM_TOP_HIDE;
Stefan Roese14f73ca2008-03-26 10:14:11 +0100447
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200448 addr = CONFIG_SYS_SDRAM_BASE + get_effective_memsize();
wdenkfe8c2802002-11-03 00:38:21 +0000449
wdenk228f29a2002-12-08 09:53:23 +0000450#ifdef CONFIG_LOGBUFFER
Yuri Tikhonov3d610182008-02-06 18:48:36 +0100451#ifndef CONFIG_ALT_LB_ADDR
wdenk228f29a2002-12-08 09:53:23 +0000452 /* reserve kernel log buffer */
453 addr -= (LOGBUFF_RESERVE);
wdenk9d2b18a2003-06-28 23:11:04 +0000454 debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr);
wdenk228f29a2002-12-08 09:53:23 +0000455#endif
Yuri Tikhonov3d610182008-02-06 18:48:36 +0100456#endif
wdenk228f29a2002-12-08 09:53:23 +0000457
wdenkfe8c2802002-11-03 00:38:21 +0000458#ifdef CONFIG_PRAM
459 /*
460 * reserve protected RAM
461 */
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200462 i = getenv_r ("pram", (char *)tmp, sizeof (tmp));
463 reg = (i > 0) ? simple_strtoul ((const char *)tmp, NULL, 10) : CONFIG_PRAM;
wdenkfe8c2802002-11-03 00:38:21 +0000464 addr -= (reg << 10); /* size is in kB */
wdenk9d2b18a2003-06-28 23:11:04 +0000465 debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000466#endif /* CONFIG_PRAM */
467
468 /* round down to next 4 kB limit */
469 addr &= ~(4096 - 1);
wdenk9d2b18a2003-06-28 23:11:04 +0000470 debug ("Top of RAM usable for U-Boot at: %08lx\n", addr);
wdenkfe8c2802002-11-03 00:38:21 +0000471
472#ifdef CONFIG_LCD
473 /* reserve memory for LCD display (always full pages) */
474 addr = lcd_setmem (addr);
475 gd->fb_base = addr;
476#endif /* CONFIG_LCD */
477
478#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
479 /* reserve memory for video display (always full pages) */
480 addr = video_setmem (addr);
481 gd->fb_base = addr;
482#endif /* CONFIG_VIDEO */
483
484 /*
485 * reserve memory for U-Boot code, data & bss
wdenk682011f2003-06-03 23:54:09 +0000486 * round down to next 4 kB limit
wdenkfe8c2802002-11-03 00:38:21 +0000487 */
488 addr -= len;
wdenk682011f2003-06-03 23:54:09 +0000489 addr &= ~(4096 - 1);
Wolfgang Denk7d314992005-10-05 00:00:54 +0200490#ifdef CONFIG_E500
491 /* round down to next 64 kB limit so that IVPR stays aligned */
492 addr &= ~(65536 - 1);
493#endif
wdenkfe8c2802002-11-03 00:38:21 +0000494
wdenk9d2b18a2003-06-28 23:11:04 +0000495 debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000496
wdenkc7de8292002-11-19 11:04:11 +0000497#ifdef CONFIG_AMIGAONEG3SE
498 gd->relocaddr = addr;
499#endif
500
wdenkfe8c2802002-11-03 00:38:21 +0000501 /*
502 * reserve memory for malloc() arena
503 */
504 addr_sp = addr - TOTAL_MALLOC_LEN;
wdenk9d2b18a2003-06-28 23:11:04 +0000505 debug ("Reserving %dk for malloc() at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000506 TOTAL_MALLOC_LEN >> 10, addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000507
508 /*
509 * (permanently) allocate a Board Info struct
510 * and a permanent copy of the "global" data
511 */
512 addr_sp -= sizeof (bd_t);
513 bd = (bd_t *) addr_sp;
514 gd->bd = bd;
Wolfgang Denkb64f1902008-07-14 15:06:35 +0200515 debug ("Reserving %zu Bytes for Board Info at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000516 sizeof (bd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000517 addr_sp -= sizeof (gd_t);
518 id = (gd_t *) addr_sp;
Wolfgang Denkb64f1902008-07-14 15:06:35 +0200519 debug ("Reserving %zu Bytes for Global Data at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000520 sizeof (gd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000521
522 /*
523 * Finally, we set up a new (bigger) stack.
524 *
525 * Leave some safety gap for SP, force alignment on 16 byte boundary
526 * Clear initial stack frame
527 */
528 addr_sp -= 16;
529 addr_sp &= ~0xF;
Wolfgang Denk7bc5ee02005-08-26 01:36:03 +0200530 s = (ulong *)addr_sp;
531 *s-- = 0;
532 *s-- = 0;
533 addr_sp = (ulong)s;
wdenk9d2b18a2003-06-28 23:11:04 +0000534 debug ("Stack Pointer at: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000535
536 /*
537 * Save local variables to board info struct
538 */
539
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200540 bd->bi_memstart = CONFIG_SYS_SDRAM_BASE; /* start of DRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000541 bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */
542
543#ifdef CONFIG_IP860
wdenkc837dcb2004-01-20 23:12:12 +0000544 bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */
545 bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */
wdenk983fda82004-10-28 00:09:35 +0000546#elif defined CONFIG_MPC8220
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200547 bd->bi_sramstart = CONFIG_SYS_SRAM_BASE; /* start of SRAM memory */
548 bd->bi_sramsize = CONFIG_SYS_SRAM_SIZE; /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000549#else
wdenkc837dcb2004-01-20 23:12:12 +0000550 bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */
551 bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000552#endif
553
wdenk42d1f032003-10-15 23:53:47 +0000554#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
Jon Loeligerdebb7352006-04-26 17:58:56 -0500555 defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200556 bd->bi_immr_base = CONFIG_SYS_IMMR; /* base of IMMR register */
wdenkfe8c2802002-11-03 00:38:21 +0000557#endif
wdenkcbd8a352004-02-24 02:00:03 +0000558#if defined(CONFIG_MPC5xxx)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200559 bd->bi_mbar_base = CONFIG_SYS_MBAR; /* base of internal registers */
wdenk945af8d2003-07-16 21:53:01 +0000560#endif
Eran Libertyf046ccd2005-07-28 10:08:46 -0500561#if defined(CONFIG_MPC83XX)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200562 bd->bi_immrbar = CONFIG_SYS_IMMR;
Eran Libertyf046ccd2005-07-28 10:08:46 -0500563#endif
wdenk983fda82004-10-28 00:09:35 +0000564#if defined(CONFIG_MPC8220)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200565 bd->bi_mbar_base = CONFIG_SYS_MBAR; /* base of internal registers */
wdenk983fda82004-10-28 00:09:35 +0000566 bd->bi_inpfreq = gd->inp_clk;
567 bd->bi_pcifreq = gd->pci_clk;
568 bd->bi_vcofreq = gd->vco_clk;
569 bd->bi_pevfreq = gd->pev_clk;
570 bd->bi_flbfreq = gd->flb_clk;
571
Wolfgang Denkdd520bf2006-11-30 18:02:20 +0100572 /* store bootparam to sram (backward compatible), here? */
573 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200574 u32 *sram = (u32 *)CONFIG_SYS_SRAM_BASE;
Wolfgang Denkdd520bf2006-11-30 18:02:20 +0100575 *sram++ = gd->ram_size;
576 *sram++ = gd->bus_clk;
577 *sram++ = gd->inp_clk;
578 *sram++ = gd->cpu_clk;
579 *sram++ = gd->vco_clk;
580 *sram++ = gd->flb_clk;
581 *sram++ = 0xb8c3ba11; /* boot signature */
582 }
wdenk983fda82004-10-28 00:09:35 +0000583#endif
wdenkfe8c2802002-11-03 00:38:21 +0000584
585 bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */
586
587 WATCHDOG_RESET ();
588 bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
589 bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500590#if defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000591 bd->bi_cpmfreq = gd->cpm_clk;
592 bd->bi_brgfreq = gd->brg_clk;
593 bd->bi_sccfreq = gd->scc_clk;
594 bd->bi_vco = gd->vco_out;
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500595#endif /* CONFIG_CPM2 */
Grzegorz Bernacki281ff9a2008-01-08 17:16:15 +0100596#if defined(CONFIG_MPC512X)
Grzegorz Bernacki5d49e0e2008-01-11 12:03:43 +0100597 bd->bi_ipsfreq = gd->ips_clk;
Grzegorz Bernacki281ff9a2008-01-08 17:16:15 +0100598#endif /* CONFIG_MPC512X */
wdenkcbd8a352004-02-24 02:00:03 +0000599#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000600 bd->bi_ipbfreq = gd->ipb_clk;
601 bd->bi_pcifreq = gd->pci_clk;
wdenkcbd8a352004-02-24 02:00:03 +0000602#endif /* CONFIG_MPC5xxx */
wdenkfe8c2802002-11-03 00:38:21 +0000603 bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
604
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200605#ifdef CONFIG_SYS_EXTBDINFO
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200606 strncpy ((char *)bd->bi_s_version, "1.2", sizeof (bd->bi_s_version));
607 strncpy ((char *)bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version));
wdenkfe8c2802002-11-03 00:38:21 +0000608
609 bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
610 bd->bi_plb_busfreq = gd->bus_clk;
Stefan Roese343c48b2007-05-11 12:01:06 +0200611#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || \
612 defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
613 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
wdenkfe8c2802002-11-03 00:38:21 +0000614 bd->bi_pci_busfreq = get_PCI_freq ();
wdenk109c0e32004-03-23 21:43:07 +0000615 bd->bi_opbfreq = get_OPB_freq ();
Michal Simek9fea65a2008-06-24 09:54:09 +0200616#elif defined(CONFIG_XILINX_405)
wdenk028ab6b2004-02-23 23:54:43 +0000617 bd->bi_pci_busfreq = get_PCI_freq ();
wdenkfe8c2802002-11-03 00:38:21 +0000618#endif
619#endif
620
wdenk9d2b18a2003-06-28 23:11:04 +0000621 debug ("New Stack Pointer is: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000622
623 WATCHDOG_RESET ();
624
625#ifdef CONFIG_POST
626 post_bootmode_init();
wdenk6dff5522003-07-15 07:45:49 +0000627 post_run (NULL, POST_ROM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000628#endif
629
630 WATCHDOG_RESET();
631
wdenk27b207f2003-07-24 23:38:38 +0000632 memcpy (id, (void *)gd, sizeof (gd_t));
wdenkfe8c2802002-11-03 00:38:21 +0000633
634 relocate_code (addr_sp, id, addr);
635
636 /* NOTREACHED - relocate_code() does not return */
637}
638
wdenkfe8c2802002-11-03 00:38:21 +0000639/************************************************************************
640 *
641 * This is the next part if the initialization sequence: we are now
642 * running from RAM and have a "normal" C environment, i. e. global
643 * data can be written, BSS has been cleared, the stack size in not
644 * that critical any more, etc.
645 *
646 ************************************************************************
647 */
wdenkfe8c2802002-11-03 00:38:21 +0000648void board_init_r (gd_t *id, ulong dest_addr)
649{
wdenkfe8c2802002-11-03 00:38:21 +0000650 cmd_tbl_t *cmdtp;
651 char *s, *e;
652 bd_t *bd;
653 int i;
654 extern void malloc_bin_reloc (void);
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200655#ifndef CONFIG_ENV_IS_NOWHERE
wdenkfe8c2802002-11-03 00:38:21 +0000656 extern char * env_name_spec;
657#endif
658
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200659#ifndef CONFIG_SYS_NO_FLASH
wdenkfe8c2802002-11-03 00:38:21 +0000660 ulong flash_size;
661#endif
662
663 gd = id; /* initialize RAM version of global data */
664 bd = gd->bd;
665
666 gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
Grant Likelyf82b3b62007-07-03 00:34:19 -0600667
668#if defined(CONFIG_RELOC_FIXUP_WORKS)
669 gd->reloc_off = 0;
Stefan Roesee9514752007-07-08 13:44:27 +0200670 mem_malloc_end = dest_addr;
Grant Likelyf82b3b62007-07-03 00:34:19 -0600671#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200672 gd->reloc_off = dest_addr - CONFIG_SYS_MONITOR_BASE;
Grant Likelyf82b3b62007-07-03 00:34:19 -0600673#endif
Marian Balakowiczbb105f22006-06-30 15:27:09 +0200674
675#ifdef CONFIG_SERIAL_MULTI
676 serial_initialize();
677#endif
wdenkfe8c2802002-11-03 00:38:21 +0000678
wdenk9d2b18a2003-06-28 23:11:04 +0000679 debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000680
681 WATCHDOG_RESET ();
682
Becky Bruced025aa42008-10-31 17:14:39 -0500683 /*
684 * Setup trap handlers
685 */
686 trap_init (dest_addr);
687
Kumar Galaecf5b982008-12-16 14:59:20 -0600688#if defined(CONFIG_ADDR_MAP) && defined(CONFIG_E500)
689 init_addr_map();
690#endif
691
wdenkc837dcb2004-01-20 23:12:12 +0000692#if defined(CONFIG_BOARD_EARLY_INIT_R)
693 board_early_init_r ();
694#endif
695
wdenk3b57fe02003-05-30 12:48:29 +0000696 monitor_flash_len = (ulong)&__init_end - dest_addr;
wdenkfe8c2802002-11-03 00:38:21 +0000697
698 /*
699 * We have to relocate the command table manually
700 */
wdenk8bde7f72003-06-27 21:31:46 +0000701 for (cmdtp = &__u_boot_cmd_start; cmdtp != &__u_boot_cmd_end; cmdtp++) {
wdenkfe8c2802002-11-03 00:38:21 +0000702 ulong addr;
wdenkfe8c2802002-11-03 00:38:21 +0000703 addr = (ulong) (cmdtp->cmd) + gd->reloc_off;
704#if 0
705 printf ("Command \"%s\": 0x%08lx => 0x%08lx\n",
706 cmdtp->name, (ulong) (cmdtp->cmd), addr);
707#endif
708 cmdtp->cmd =
709 (int (*)(struct cmd_tbl_s *, int, int, char *[]))addr;
710
711 addr = (ulong)(cmdtp->name) + gd->reloc_off;
712 cmdtp->name = (char *)addr;
713
714 if (cmdtp->usage) {
715 addr = (ulong)(cmdtp->usage) + gd->reloc_off;
716 cmdtp->usage = (char *)addr;
717 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200718#ifdef CONFIG_SYS_LONGHELP
wdenkfe8c2802002-11-03 00:38:21 +0000719 if (cmdtp->help) {
720 addr = (ulong)(cmdtp->help) + gd->reloc_off;
721 cmdtp->help = (char *)addr;
722 }
723#endif
724 }
725 /* there are some other pointer constants we must deal with */
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200726#ifndef CONFIG_ENV_IS_NOWHERE
wdenkfe8c2802002-11-03 00:38:21 +0000727 env_name_spec += gd->reloc_off;
728#endif
729
730 WATCHDOG_RESET ();
731
wdenk56f94be2002-11-05 16:35:14 +0000732#ifdef CONFIG_LOGBUFFER
wdenk228f29a2002-12-08 09:53:23 +0000733 logbuff_init_ptrs ();
wdenk56f94be2002-11-05 16:35:14 +0000734#endif
wdenkfe8c2802002-11-03 00:38:21 +0000735#ifdef CONFIG_POST
wdenk228f29a2002-12-08 09:53:23 +0000736 post_output_backlog ();
wdenkfe8c2802002-11-03 00:38:21 +0000737 post_reloc ();
738#endif
739
740 WATCHDOG_RESET();
741
Kumar Gala2688e2f2006-02-10 15:40:06 -0600742#if defined(CONFIG_IP860) || defined(CONFIG_PCU_E) || \
743 defined (CONFIG_FLAGADM) || defined(CONFIG_MPC83XX)
wdenkfe8c2802002-11-03 00:38:21 +0000744 icache_enable (); /* it's time to enable the instruction cache */
745#endif
746
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200747#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
wdenkc837dcb2004-01-20 23:12:12 +0000748 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
wdenk42d1f032003-10-15 23:53:47 +0000749#endif
750
wdenk3bac3512003-03-12 10:41:04 +0000751#if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000752 /*
wdenk3bac3512003-03-12 10:41:04 +0000753 * Do PCI configuration on BAB7xx and CPC45 _before_ the flash
754 * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus
755 * bridge there.
wdenkfe8c2802002-11-03 00:38:21 +0000756 */
757 pci_init ();
wdenk3bac3512003-03-12 10:41:04 +0000758#endif
759#if defined(CONFIG_BAB7xx)
wdenkfe8c2802002-11-03 00:38:21 +0000760 /*
761 * Initialise the ISA bridge
762 */
763 initialise_w83c553f ();
764#endif
765
766 asm ("sync ; isync");
767
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200768#if !defined(CONFIG_SYS_NO_FLASH)
wdenkfe8c2802002-11-03 00:38:21 +0000769 puts ("FLASH: ");
770
771 if ((flash_size = flash_init ()) > 0) {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200772# ifdef CONFIG_SYS_FLASH_CHECKSUM
wdenkfe8c2802002-11-03 00:38:21 +0000773 print_size (flash_size, "");
774 /*
775 * Compute and print flash CRC if flashchecksum is set to 'y'
776 *
777 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
778 */
779 s = getenv ("flashchecksum");
780 if (s && (*s == 'y')) {
Wolfgang Denk06c53be2008-07-10 13:16:09 +0200781 printf (" CRC: %08X",
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200782 crc32 (0, (const unsigned char *) CONFIG_SYS_FLASH_BASE, flash_size)
wdenk7e780362004-04-08 22:31:29 +0000783 );
wdenkfe8c2802002-11-03 00:38:21 +0000784 }
785 putc ('\n');
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200786# else /* !CONFIG_SYS_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000787 print_size (flash_size, "\n");
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200788# endif /* CONFIG_SYS_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000789 } else {
790 puts (failed);
791 hang ();
792 }
793
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200794 bd->bi_flashstart = CONFIG_SYS_FLASH_BASE; /* update start of FLASH memory */
wdenkfe8c2802002-11-03 00:38:21 +0000795 bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */
Heiko Schocherfa230442006-12-21 17:17:02 +0100796
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200797#if defined(CONFIG_SYS_UPDATE_FLASH_SIZE)
Heiko Schocherfa230442006-12-21 17:17:02 +0100798 /* Make a update of the Memctrl. */
799 update_flash_size (flash_size);
800#endif
801
802
wdenk7e780362004-04-08 22:31:29 +0000803# if defined(CONFIG_PCU_E) || defined(CONFIG_OXC) || defined(CONFIG_RMU)
804 /* flash mapped at end of memory map */
805 bd->bi_flashoffset = TEXT_BASE + flash_size;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200806# elif CONFIG_SYS_MONITOR_BASE == CONFIG_SYS_FLASH_BASE
wdenk3b57fe02003-05-30 12:48:29 +0000807 bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */
wdenk0cb61d72003-08-30 00:05:50 +0000808# else
wdenkfe8c2802002-11-03 00:38:21 +0000809 bd->bi_flashoffset = 0;
wdenk0cb61d72003-08-30 00:05:50 +0000810# endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200811#else /* CONFIG_SYS_NO_FLASH */
wdenkfe8c2802002-11-03 00:38:21 +0000812
813 bd->bi_flashsize = 0;
814 bd->bi_flashstart = 0;
815 bd->bi_flashoffset = 0;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200816#endif /* !CONFIG_SYS_NO_FLASH */
wdenkfe8c2802002-11-03 00:38:21 +0000817
818 WATCHDOG_RESET ();
819
820 /* initialize higher level parts of CPU like time base and timers */
821 cpu_init_r ();
822
823 WATCHDOG_RESET ();
824
825 /* initialize malloc() area */
826 mem_malloc_init ();
827 malloc_bin_reloc ();
828
829#ifdef CONFIG_SPI
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200830# if !defined(CONFIG_ENV_IS_IN_EEPROM)
wdenkfe8c2802002-11-03 00:38:21 +0000831 spi_init_f ();
832# endif
833 spi_init_r ();
834#endif
835
Jon Loeliger7def6b32007-07-09 18:02:11 -0500836#if defined(CONFIG_CMD_NAND)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200837 WATCHDOG_RESET ();
838 puts ("NAND: ");
839 nand_init(); /* go init the NAND */
840#endif
841
wdenkfe8c2802002-11-03 00:38:21 +0000842 /* relocate environment function pointers etc. */
843 env_relocate ();
844
845 /*
846 * Fill in missing fields of bd_info.
wdenk8bde7f72003-06-27 21:31:46 +0000847 * We do this here, where we have "normal" access to the
848 * environment; we used to do this still running from ROM,
849 * where had to use getenv_r(), which can be pretty slow when
850 * the environment is in EEPROM.
wdenkfe8c2802002-11-03 00:38:21 +0000851 */
wdenk7abf0c52004-04-18 21:45:42 +0000852
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200853#if defined(CONFIG_SYS_EXTBDINFO)
wdenk7abf0c52004-04-18 21:45:42 +0000854#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
855#if defined(CONFIG_I2CFAST)
856 /*
857 * set bi_iic_fast for linux taking environment variable
858 * "i2cfast" into account
859 */
860 {
861 char *s = getenv ("i2cfast");
862 if (s && ((*s == 'y') || (*s == 'Y'))) {
863 bd->bi_iic_fast[0] = 1;
864 bd->bi_iic_fast[1] = 1;
865 } else {
866 bd->bi_iic_fast[0] = 0;
867 bd->bi_iic_fast[1] = 0;
868 }
869 }
870#else
871 bd->bi_iic_fast[0] = 0;
872 bd->bi_iic_fast[1] = 0;
873#endif /* CONFIG_I2CFAST */
874#endif /* CONFIG_405GP, CONFIG_405EP */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200875#endif /* CONFIG_SYS_EXTBDINFO */
wdenk7abf0c52004-04-18 21:45:42 +0000876
Wolfgang Denk9045f332007-06-08 10:24:58 +0200877#if defined(CONFIG_SC3)
Heiko Schocherca43ba12007-01-11 15:44:44 +0100878 sc3_read_eeprom();
879#endif
Haiying Wangd59feff2008-01-16 17:12:12 -0500880
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200881#if defined (CONFIG_ID_EEPROM) || defined (CONFIG_SYS_I2C_MAC_OFFSET)
Haiying Wangd59feff2008-01-16 17:12:12 -0500882 mac_read_from_eeprom();
883#endif
884
wdenkfe8c2802002-11-03 00:38:21 +0000885 s = getenv ("ethaddr");
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200886#if defined (CONFIG_MBX) || \
887 defined (CONFIG_RPXCLASSIC) || \
888 defined(CONFIG_IAD210) || \
889 defined(CONFIG_V38B)
wdenkfe8c2802002-11-03 00:38:21 +0000890 if (s == NULL)
891 board_get_enetaddr (bd->bi_enetaddr);
892 else
893#endif
894 for (i = 0; i < 6; ++i) {
895 bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0;
896 if (s)
897 s = (*e) ? e + 1 : e;
898 }
899#ifdef CONFIG_HERMES
900 if ((gd->board_type >> 16) == 2)
901 bd->bi_ethspeed = gd->board_type & 0xFFFF;
902 else
903 bd->bi_ethspeed = 0xFFFF;
904#endif
905
906#ifdef CONFIG_NX823
907 load_sernum_ethaddr ();
908#endif
909
wdenke2ffd592004-12-31 09:32:47 +0000910#ifdef CONFIG_HAS_ETH1
wdenkfe8c2802002-11-03 00:38:21 +0000911 /* handle the 2nd ethernet address */
912
913 s = getenv ("eth1addr");
914
915 for (i = 0; i < 6; ++i) {
916 bd->bi_enet1addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
917 if (s)
918 s = (*e) ? e + 1 : e;
919 }
920#endif
wdenke2ffd592004-12-31 09:32:47 +0000921#ifdef CONFIG_HAS_ETH2
wdenkfe8c2802002-11-03 00:38:21 +0000922 /* handle the 3rd ethernet address */
923
924 s = getenv ("eth2addr");
Stefan Roeseb79316f2005-08-15 12:31:23 +0200925#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenkba56f622004-02-06 23:19:44 +0000926 if (s == NULL)
927 board_get_enetaddr(bd->bi_enet2addr);
928 else
929#endif
wdenkfe8c2802002-11-03 00:38:21 +0000930 for (i = 0; i < 6; ++i) {
931 bd->bi_enet2addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
932 if (s)
933 s = (*e) ? e + 1 : e;
934 }
935#endif
936
wdenke2ffd592004-12-31 09:32:47 +0000937#ifdef CONFIG_HAS_ETH3
wdenkba56f622004-02-06 23:19:44 +0000938 /* handle 4th ethernet address */
939 s = getenv("eth3addr");
Stefan Roeseb79316f2005-08-15 12:31:23 +0200940#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenkba56f622004-02-06 23:19:44 +0000941 if (s == NULL)
942 board_get_enetaddr(bd->bi_enet3addr);
943 else
944#endif
945 for (i = 0; i < 6; ++i) {
946 bd->bi_enet3addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
947 if (s)
948 s = (*e) ? e + 1 : e;
949 }
950#endif
wdenkfe8c2802002-11-03 00:38:21 +0000951
richardretanubunc68a05f2008-09-29 18:28:23 -0400952#ifdef CONFIG_HAS_ETH4
953 /* handle 5th ethernet address */
954 s = getenv("eth4addr");
955#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
956 if (s == NULL)
957 board_get_enetaddr(bd->bi_enet4addr);
958 else
959#endif
960 for (i = 0; i < 6; ++i) {
961 bd->bi_enet4addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
962 if (s)
963 s = (*e) ? e + 1 : e;
964 }
965#endif
966
967#ifdef CONFIG_HAS_ETH5
968 /* handle 6th ethernet address */
969 s = getenv("eth5addr");
970#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
971 if (s == NULL)
972 board_get_enetaddr(bd->bi_enet5addr);
973 else
974#endif
975 for (i = 0; i < 6; ++i) {
976 bd->bi_enet5addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
977 if (s)
978 s = (*e) ? e + 1 : e;
979 }
980#endif
981
wdenkfe8c2802002-11-03 00:38:21 +0000982#if defined(CONFIG_TQM8xxL) || defined(CONFIG_TQM8260) || \
Heiko Schocherfa230442006-12-21 17:17:02 +0100983 defined(CONFIG_TQM8272) || \
Heiko Schocher566a4942007-06-22 19:11:54 +0200984 defined(CONFIG_CCM) || defined(CONFIG_KUP4K) || \
985 defined(CONFIG_KUP4X) || defined(CONFIG_PCS440EP)
wdenkfe8c2802002-11-03 00:38:21 +0000986 load_sernum_ethaddr ();
987#endif
988 /* IP Address */
989 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
990
991 WATCHDOG_RESET ();
992
wdenk979bdbc2004-06-01 21:08:17 +0000993#if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx) && !defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000994 /*
995 * Do pci configuration
996 */
997 pci_init ();
998#endif
999
1000/** leave this here (after malloc(), environment and PCI are working) **/
1001 /* Initialize devices */
1002 devices_init ();
1003
wdenk27b207f2003-07-24 23:38:38 +00001004 /* Initialize the jump table for applications */
1005 jumptable_init ();
wdenkfe8c2802002-11-03 00:38:21 +00001006
Rafal Jaworowski500856e2008-01-09 19:39:36 +01001007#if defined(CONFIG_API)
1008 /* Initialize API */
1009 api_init ();
1010#endif
1011
wdenkfe8c2802002-11-03 00:38:21 +00001012 /* Initialize the console (after the relocation and devices init) */
1013 console_init_r ();
wdenkfe8c2802002-11-03 00:38:21 +00001014
1015#if defined(CONFIG_CCM) || \
1016 defined(CONFIG_COGENT) || \
1017 defined(CONFIG_CPCI405) || \
1018 defined(CONFIG_EVB64260) || \
wdenk56f94be2002-11-05 16:35:14 +00001019 defined(CONFIG_KUP4K) || \
wdenk0608e042004-03-25 19:29:38 +00001020 defined(CONFIG_KUP4X) || \
wdenkfe8c2802002-11-03 00:38:21 +00001021 defined(CONFIG_LWMON) || \
1022 defined(CONFIG_PCU_E) || \
Wolfgang Denk9045f332007-06-08 10:24:58 +02001023 defined(CONFIG_SC3) || \
wdenkfe8c2802002-11-03 00:38:21 +00001024 defined(CONFIG_W7O) || \
1025 defined(CONFIG_MISC_INIT_R)
1026 /* miscellaneous platform dependent initialisations */
1027 misc_init_r ();
1028#endif
1029
1030#ifdef CONFIG_HERMES
1031 if (bd->bi_ethspeed != 0xFFFF)
1032 hermes_start_lxt980 ((int) bd->bi_ethspeed);
1033#endif
1034
Jon Loeliger7def6b32007-07-09 18:02:11 -05001035#if defined(CONFIG_CMD_KGDB)
wdenkfe8c2802002-11-03 00:38:21 +00001036 WATCHDOG_RESET ();
1037 puts ("KGDB: ");
1038 kgdb_init ();
1039#endif
1040
wdenk9d2b18a2003-06-28 23:11:04 +00001041 debug ("U-Boot relocated to %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +00001042
1043 /*
1044 * Enable Interrupts
1045 */
1046 interrupt_init ();
1047
1048 /* Must happen after interrupts are initialized since
1049 * an irq handler gets installed
1050 */
wdenk42dfe7a2004-03-14 22:25:36 +00001051#ifdef CONFIG_SERIAL_SOFTWARE_FIFO
wdenkfe8c2802002-11-03 00:38:21 +00001052 serial_buffered_init();
1053#endif
1054
Heiko Schocher566a4942007-06-22 19:11:54 +02001055#if defined(CONFIG_STATUS_LED) && defined(STATUS_LED_BOOT)
wdenkfe8c2802002-11-03 00:38:21 +00001056 status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING);
1057#endif
1058
1059 udelay (20);
1060
1061 set_timer (0);
1062
wdenkfe8c2802002-11-03 00:38:21 +00001063 /* Initialize from environment */
1064 if ((s = getenv ("loadaddr")) != NULL) {
1065 load_addr = simple_strtoul (s, NULL, 16);
1066 }
Jon Loeliger7def6b32007-07-09 18:02:11 -05001067#if defined(CONFIG_CMD_NET)
wdenkfe8c2802002-11-03 00:38:21 +00001068 if ((s = getenv ("bootfile")) != NULL) {
1069 copy_filename (BootFile, s, sizeof (BootFile));
1070 }
Jon Loeligerb3aff0c2007-07-10 11:19:50 -05001071#endif
wdenkfe8c2802002-11-03 00:38:21 +00001072
1073 WATCHDOG_RESET ();
1074
Jon Loeliger7def6b32007-07-09 18:02:11 -05001075#if defined(CONFIG_CMD_SCSI)
wdenkfe8c2802002-11-03 00:38:21 +00001076 WATCHDOG_RESET ();
1077 puts ("SCSI: ");
1078 scsi_init ();
1079#endif
1080
Jon Loeliger7def6b32007-07-09 18:02:11 -05001081#if defined(CONFIG_CMD_DOC)
wdenkfe8c2802002-11-03 00:38:21 +00001082 WATCHDOG_RESET ();
1083 puts ("DOC: ");
1084 doc_init ();
1085#endif
1086
Jon Loeliger7def6b32007-07-09 18:02:11 -05001087#if defined(CONFIG_CMD_NET)
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001088#if defined(CONFIG_NET_MULTI)
wdenkfe8c2802002-11-03 00:38:21 +00001089 WATCHDOG_RESET ();
1090 puts ("Net: ");
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001091#endif
wdenkfe8c2802002-11-03 00:38:21 +00001092 eth_initialize (bd);
1093#endif
1094
Jon Loeliger7def6b32007-07-09 18:02:11 -05001095#if defined(CONFIG_CMD_NET) && ( \
Marian Balakowicz63ff0042005-10-28 22:30:33 +02001096 defined(CONFIG_CCM) || \
1097 defined(CONFIG_ELPT860) || \
1098 defined(CONFIG_EP8260) || \
1099 defined(CONFIG_IP860) || \
1100 defined(CONFIG_IVML24) || \
1101 defined(CONFIG_IVMS8) || \
1102 defined(CONFIG_MPC8260ADS) || \
1103 defined(CONFIG_MPC8266ADS) || \
1104 defined(CONFIG_MPC8560ADS) || \
1105 defined(CONFIG_PCU_E) || \
1106 defined(CONFIG_RPXSUPER) || \
1107 defined(CONFIG_STXGP3) || \
1108 defined(CONFIG_SPD823TS) || \
1109 defined(CONFIG_RESET_PHY_R) )
1110
1111 WATCHDOG_RESET ();
1112 debug ("Reset Ethernet PHY\n");
1113 reset_phy ();
1114#endif
1115
wdenkfe8c2802002-11-03 00:38:21 +00001116#ifdef CONFIG_POST
wdenk6dff5522003-07-15 07:45:49 +00001117 post_run (NULL, POST_RAM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +00001118#endif
1119
Jon Loeliger7def6b32007-07-09 18:02:11 -05001120#if defined(CONFIG_CMD_PCMCIA) \
1121 && !defined(CONFIG_CMD_IDE)
wdenkfe8c2802002-11-03 00:38:21 +00001122 WATCHDOG_RESET ();
1123 puts ("PCMCIA:");
1124 pcmcia_init ();
1125#endif
1126
Jon Loeliger7def6b32007-07-09 18:02:11 -05001127#if defined(CONFIG_CMD_IDE)
wdenkfe8c2802002-11-03 00:38:21 +00001128 WATCHDOG_RESET ();
1129# ifdef CONFIG_IDE_8xx_PCCARD
1130 puts ("PCMCIA:");
1131# else
1132 puts ("IDE: ");
1133#endif
Heiko Schocherca43ba12007-01-11 15:44:44 +01001134#if defined(CONFIG_START_IDE)
1135 if (board_start_ide())
1136 ide_init ();
1137#else
wdenkfe8c2802002-11-03 00:38:21 +00001138 ide_init ();
Heiko Schocherca43ba12007-01-11 15:44:44 +01001139#endif
Jon Loeligerb3aff0c2007-07-10 11:19:50 -05001140#endif
wdenkfe8c2802002-11-03 00:38:21 +00001141
1142#ifdef CONFIG_LAST_STAGE_INIT
1143 WATCHDOG_RESET ();
1144 /*
1145 * Some parts can be only initialized if all others (like
1146 * Interrupts) are up and running (i.e. the PC-style ISA
1147 * keyboard).
1148 */
1149 last_stage_init ();
1150#endif
1151
Jon Loeliger7def6b32007-07-09 18:02:11 -05001152#if defined(CONFIG_CMD_BEDBUG)
wdenkfe8c2802002-11-03 00:38:21 +00001153 WATCHDOG_RESET ();
1154 bedbug_init ();
1155#endif
1156
wdenk228f29a2002-12-08 09:53:23 +00001157#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
wdenkfe8c2802002-11-03 00:38:21 +00001158 /*
1159 * Export available size of memory for Linux,
1160 * taking into account the protected RAM at top of memory
1161 */
1162 {
1163 ulong pram;
wdenkfe8c2802002-11-03 00:38:21 +00001164 uchar memsz[32];
wdenk228f29a2002-12-08 09:53:23 +00001165#ifdef CONFIG_PRAM
1166 char *s;
wdenkfe8c2802002-11-03 00:38:21 +00001167
1168 if ((s = getenv ("pram")) != NULL) {
1169 pram = simple_strtoul (s, NULL, 10);
1170 } else {
1171 pram = CONFIG_PRAM;
1172 }
wdenk228f29a2002-12-08 09:53:23 +00001173#else
1174 pram=0;
1175#endif
1176#ifdef CONFIG_LOGBUFFER
Yuri Tikhonov3d610182008-02-06 18:48:36 +01001177#ifndef CONFIG_ALT_LB_ADDR
wdenk228f29a2002-12-08 09:53:23 +00001178 /* Also take the logbuffer into account (pram is in kB) */
1179 pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024;
1180#endif
Yuri Tikhonov3d610182008-02-06 18:48:36 +01001181#endif
Wolfgang Denk77ddac92005-10-13 16:45:02 +02001182 sprintf ((char *)memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
1183 setenv ("mem", (char *)memsz);
wdenkfe8c2802002-11-03 00:38:21 +00001184 }
1185#endif
1186
wdenk1c437712004-01-16 00:30:56 +00001187#ifdef CONFIG_PS2KBD
1188 puts ("PS/2: ");
1189 kbd_init();
1190#endif
1191
wdenk4532cb62003-04-27 22:52:51 +00001192#ifdef CONFIG_MODEM_SUPPORT
1193 {
1194 extern int do_mdm_init;
1195 do_mdm_init = gd->do_mdm_init;
1196 }
1197#endif
1198
wdenkfe8c2802002-11-03 00:38:21 +00001199 /* Initialization complete - start the monitor */
1200
1201 /* main_loop() can return to retry autoboot, if so just run it again. */
1202 for (;;) {
1203 WATCHDOG_RESET ();
1204 main_loop ();
1205 }
1206
1207 /* NOTREACHED - no way out of command loop except booting */
1208}
1209
1210void hang (void)
1211{
1212 puts ("### ERROR ### Please RESET the board ###\n");
wdenk63e73c92004-02-23 22:22:28 +00001213 show_boot_progress(-30);
wdenkfe8c2802002-11-03 00:38:21 +00001214 for (;;);
1215}
1216
wdenk4532cb62003-04-27 22:52:51 +00001217#ifdef CONFIG_MODEM_SUPPORT
1218/* called from main loop (common/main.c) */
Wolfgang Denk77ddac92005-10-13 16:45:02 +02001219/* 'inline' - We have to do it fast */
1220static inline void mdm_readline(char *buf, int bufsiz)
1221{
1222 char c;
1223 char *p;
1224 int n;
1225
1226 n = 0;
1227 p = buf;
1228 for(;;) {
1229 c = serial_getc();
1230
1231 /* dbg("(%c)", c); */
1232
1233 switch(c) {
1234 case '\r':
1235 break;
1236 case '\n':
1237 *p = '\0';
1238 return;
1239
1240 default:
1241 if(n++ > bufsiz) {
1242 *p = '\0';
1243 return; /* sanity check */
1244 }
1245 *p = c;
1246 p++;
1247 break;
1248 }
1249 }
1250}
1251
wdenk4532cb62003-04-27 22:52:51 +00001252extern void dbg(const char *fmt, ...);
1253int mdm_init (void)
1254{
1255 char env_str[16];
1256 char *init_str;
1257 int i;
1258 extern char console_buffer[];
wdenk4532cb62003-04-27 22:52:51 +00001259 extern void enable_putc(void);
1260 extern int hwflow_onoff(int);
1261
1262 enable_putc(); /* enable serial_putc() */
1263
1264#ifdef CONFIG_HWFLOW
1265 init_str = getenv("mdm_flow_control");
1266 if (init_str && (strcmp(init_str, "rts/cts") == 0))
1267 hwflow_onoff (1);
1268 else
1269 hwflow_onoff(-1);
1270#endif
1271
1272 for (i = 1;;i++) {
1273 sprintf(env_str, "mdm_init%d", i);
1274 if ((init_str = getenv(env_str)) != NULL) {
1275 serial_puts(init_str);
1276 serial_puts("\n");
1277 for(;;) {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001278 mdm_readline(console_buffer, CONFIG_SYS_CBSIZE);
wdenk4532cb62003-04-27 22:52:51 +00001279 dbg("ini%d: [%s]", i, console_buffer);
1280
1281 if ((strcmp(console_buffer, "OK") == 0) ||
1282 (strcmp(console_buffer, "ERROR") == 0)) {
1283 dbg("ini%d: cmd done", i);
1284 break;
1285 } else /* in case we are originating call ... */
1286 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1287 dbg("ini%d: connect", i);
1288 return 0;
1289 }
1290 }
1291 } else
1292 break; /* no init string - stop modem init */
1293
1294 udelay(100000);
1295 }
1296
1297 udelay(100000);
1298
1299 /* final stage - wait for connect */
1300 for(;i > 1;) { /* if 'i' > 1 - wait for connection
1301 message from modem */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001302 mdm_readline(console_buffer, CONFIG_SYS_CBSIZE);
wdenk4532cb62003-04-27 22:52:51 +00001303 dbg("ini_f: [%s]", console_buffer);
1304 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1305 dbg("ini_f: connected");
1306 return 0;
1307 }
1308 }
1309
1310 return 0;
1311}
1312
wdenk4532cb62003-04-27 22:52:51 +00001313#endif
1314
wdenkfe8c2802002-11-03 00:38:21 +00001315#if 0 /* We could use plain global data, but the resulting code is bigger */
1316/*
1317 * Pointer to initial global data area
1318 *
1319 * Here we initialize it.
1320 */
1321#undef XTRN_DECLARE_GLOBAL_DATA_PTR
1322#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001323DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
wdenkfe8c2802002-11-03 00:38:21 +00001324#endif /* 0 */
1325
1326/************************************************************************/