Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / ee14d29db0f49785867f26902540f65d3a1d62eb / . / configs / firefly-rk3288_defconfig
blob: b5408052efa1f10b5bfe543d4516038655fe1167 [file] [log] [blame]
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
4CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsichee14d292017-06-29 11:21:15 +0200[diff] [blame^]5CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]6CONFIG_TARGET_FIREFLY_RK3288=y
Thomas Choue4aa8ed2015-11-11 21:39:33 +0800[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x80000
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3288-firefly"
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]9CONFIG_DEBUG_UART=y
Simon Glass2be29652017-07-23 21:19:39 -0600[diff] [blame]10CONFIG_ENV_IS_IN_MMC=y
Simon Glass98af8792016-10-17 20:12:35 -0600[diff] [blame]11CONFIG_SILENT_CONSOLE=y
Simon Glassef26d602016-10-17 20:12:37 -0600[diff] [blame]12# CONFIG_DISPLAY_CPUINFO is not set
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]13CONFIG_SPL_STACK_R=y
Simon Glassec4ac4e2016-01-21 19:43:35 -0700[diff] [blame]14CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]15# CONFIG_CMD_IMLS is not set
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]16CONFIG_CMD_GPT=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]17CONFIG_CMD_MMC=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]18CONFIG_CMD_SF=y
19CONFIG_CMD_SPI=y
20CONFIG_CMD_I2C=y
Eddie Caic00d1652017-03-07 12:47:07 +0800[diff] [blame]21CONFIG_CMD_USB=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]22CONFIG_CMD_GPIO=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]23# CONFIG_CMD_SETEXPR is not set
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]24CONFIG_CMD_CACHE=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_TIME=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]26CONFIG_CMD_PMIC=y
27CONFIG_CMD_REGULATOR=y
Patrick Delaunayb0cf7332017-01-27 11:00:37 +0100[diff] [blame]28# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay1acc0082017-01-27 11:00:38 +0100[diff] [blame]29# CONFIG_SPL_ISO_PARTITION is not set
Patrick Delaunaybd42a942017-01-27 11:00:41 +0100[diff] [blame]30# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]31CONFIG_SPL_PARTITION_UUIDS=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]32CONFIG_SPL_OF_CONTROL=y
Simon Glass56d69772016-05-14 14:03:00 -0600[diff] [blame]33CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Romain Perier1caec072017-01-17 10:32:25 +0100[diff] [blame]34CONFIG_NET_RANDOM_ETHADDR=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]35CONFIG_REGMAP=y
huang lin41c7f662015-11-17 14:20:13 +0800[diff] [blame]36CONFIG_SPL_REGMAP=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]37CONFIG_SYSCON=y
Simon Glassec4ac4e2016-01-21 19:43:35 -0700[diff] [blame]38CONFIG_SPL_SYSCON=y
Simon Glass79918092016-01-21 19:43:49 -0700[diff] [blame]39# CONFIG_SPL_SIMPLE_BUS is not set
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]40CONFIG_CLK=y
41CONFIG_SPL_CLK=y
42CONFIG_ROCKCHIP_GPIO=y
43CONFIG_SYS_I2C_ROCKCHIP=y
Tom Rinieddc7da2017-07-31 18:59:01 -0400[diff] [blame]44CONFIG_DM_KEYBOARD=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]45CONFIG_LED=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]46CONFIG_LED_GPIO=y
Masahiro Yamada55ed3b42017-01-10 13:32:04 +0900[diff] [blame]47CONFIG_MMC_DW=y
Masahiro Yamadafed44082017-01-10 13:32:03 +0900[diff] [blame]48CONFIG_MMC_DW_ROCKCHIP=y
Sjoerd Simons8c3018e2017-01-11 11:46:12 +0100[diff] [blame]49CONFIG_DM_ETH=y
Sjoerd Simons8c3018e2017-01-11 11:46:12 +0100[diff] [blame]50CONFIG_ETH_DESIGNWARE=y
51CONFIG_GMAC_ROCKCHIP=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]52CONFIG_PINCTRL=y
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]53CONFIG_SPL_PINCTRL=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]54# CONFIG_SPL_PINCTRL_FULL is not set
Philipp Tomsich51c7f342017-04-19 16:46:37 +0200[diff] [blame]55CONFIG_PINCTRL_ROCKCHIP_RK3288=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]56CONFIG_DM_PMIC=y
Simon Glass889b8a32016-01-21 19:45:20 -0700[diff] [blame]57# CONFIG_SPL_PMIC_CHILDREN is not set
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]58CONFIG_PMIC_ACT8846=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]59CONFIG_REGULATOR_ACT8846=y
Simon Glass4edb9452016-02-22 22:55:40 -0700[diff] [blame]60CONFIG_DM_REGULATOR_FIXED=y
Simon Glass889b8a32016-01-21 19:45:20 -0700[diff] [blame]61CONFIG_PWM_ROCKCHIP=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]62CONFIG_RAM=y
63CONFIG_SPL_RAM=y
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]64CONFIG_DEBUG_UART_BASE=0xff690000
65CONFIG_DEBUG_UART_CLOCK=24000000
66CONFIG_DEBUG_UART_SHIFT=2
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]67CONFIG_SYS_NS16550=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]68CONFIG_SYSRESET=y
Eddie Caic00d1652017-03-07 12:47:07 +0800[diff] [blame]69CONFIG_USB=y
Philipp Tomsich4ac72f52017-07-03 18:30:06 +0200[diff] [blame]70CONFIG_USB_DWC2=y
Eddie Caic00d1652017-03-07 12:47:07 +0800[diff] [blame]71CONFIG_USB_STORAGE=y
Tom Rinieddc7da2017-07-31 18:59:01 -0400[diff] [blame]72CONFIG_USB_KEYBOARD=y
73CONFIG_SYS_USB_EVENT_POLL=y
Simon Glass889b8a32016-01-21 19:45:20 -0700[diff] [blame]74CONFIG_DM_VIDEO=y
Anatolij Gustschin7588c312016-01-25 17:17:22 +0100[diff] [blame]75CONFIG_DISPLAY=y
Simon Glass889b8a32016-01-21 19:45:20 -0700[diff] [blame]76CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.comb98f0a32017-04-17 22:24:23 +0800[diff] [blame]77CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glassb87ca802016-10-17 20:12:57 -0600[diff] [blame]78CONFIG_CONSOLE_SCROLL_LINES=10
Sjoerd Simonsf4a8a172015-12-04 23:27:41 +0100[diff] [blame]79CONFIG_USE_TINY_PRINTF=y
Simon Glass17aa5482015-08-30 16:55:41 -0600[diff] [blame]80CONFIG_CMD_DHRYSTONE=y
81CONFIG_ERRNO_STR=y