Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / ec6f06bddc7f5a5f5d122a56707a10fc4e501b97 / . / configs / ls1012ardb_tfa_defconfig
blob: cc0f0461688a56187c9db08f4927da9587029004 [file] [log] [blame]
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]1CONFIG_ARM=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]3CONFIG_TARGET_LS1012ARDB=y
Tom Rinidf33f862019-08-14 08:11:27 -0400[diff] [blame]4CONFIG_TFABOOT=y
Simon Glass98463902022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x82000000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]6CONFIG_SYS_MALLOC_LEN=0x500000
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Ashish Kumar4364f012020-04-29 17:42:03 +0530[diff] [blame]8CONFIG_ENV_SIZE=0x2000
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_ENV_OFFSET=0x500000
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x40000
Tom Rini42444292020-02-06 13:42:52 -0500[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-rdb"
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_QSPI_AHB_INIT=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]14CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
15CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
Tom Rinic960c0f2023-05-01 11:50:26 -0400[diff] [blame]16CONFIG_PCI=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]17CONFIG_AHCI=y
Tom Rinia552ffc2022-06-20 08:07:44 -0400[diff] [blame]18CONFIG_LAYERSCAPE_NS_ACCESS=y
Tom Rini3dc29872022-06-20 08:07:45 -0400[diff] [blame]19CONFIG_PCIE1=y
Tom Rini0a3689c2022-04-01 10:33:18 -0400[diff] [blame]20CONFIG_SYS_MEMTEST_START=0x80000000
21CONFIG_SYS_MEMTEST_END=0x9fffffff
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]22# CONFIG_SYS_MALLOC_F is not set
23CONFIG_FIT_VERBOSE=y
Tom Rinic358af82023-03-27 13:39:17 -0400[diff] [blame]24CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]25CONFIG_BOOTDELAY=10
Tom Riniec6f06b2023-10-02 13:58:20 -0400[diff] [blame^]26CONFIG_OF_BOARD_SETUP=y
27CONFIG_OF_STDOUT_VIA_ALIAS=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]28CONFIG_USE_BOOTARGS=y
29CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
30# CONFIG_DISPLAY_BOARDINFO is not set
31CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinicf493582022-05-11 16:21:06 -0400[diff] [blame]32CONFIG_SYS_MAXARGS=64
Tom Rinid0ee7f22022-05-11 17:38:09 -0400[diff] [blame]33CONFIG_SYS_PBSIZE=532
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]34CONFIG_CMD_GREPENV=y
Tom Rinie985eb12020-05-26 15:06:18 -0400[diff] [blame]35CONFIG_CMD_MEMINFO=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]36CONFIG_CMD_MEMTEST=y
Biwen Lifb350722021-02-05 19:02:05 +0800[diff] [blame]37CONFIG_CMD_GPIO=y
Tom Rini61444382021-02-15 13:34:30 -0500[diff] [blame]38CONFIG_CMD_GPT=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]39CONFIG_CMD_I2C=y
40CONFIG_CMD_MMC=y
41CONFIG_CMD_PCI=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]42CONFIG_CMD_USB=y
43# CONFIG_CMD_SETEXPR is not set
44CONFIG_CMD_CACHE=y
45CONFIG_OF_CONTROL=y
Kuldeep Singh7679afb2020-07-30 15:38:07 +0530[diff] [blame]46CONFIG_ENV_OVERWRITE=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]47CONFIG_ENV_IS_IN_SPI_FLASH=y
Kuldeep Singh323d3af2019-12-12 14:46:04 +0530[diff] [blame]48CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]49CONFIG_NET_RANDOM_ETHADDR=y
Simon Glass6edb5dd2022-01-31 07:49:33 -0700[diff] [blame]50CONFIG_SATA=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]51CONFIG_SATA_CEVA=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]52CONFIG_MPC8XXX_GPIO=y
Tom Rini42444292020-02-06 13:42:52 -0500[diff] [blame]53CONFIG_DM_I2C=y
Tom Rinifc8d3b92021-08-18 23:12:37 -0400[diff] [blame]54CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]55CONFIG_FSL_ESDHC=y
Miquel Raynal63ea3172019-10-03 19:50:08 +0200[diff] [blame]56CONFIG_MTD=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]57CONFIG_DM_SPI_FLASH=y
Ashish Kumar74942322019-05-31 16:03:28 +0530[diff] [blame]58# CONFIG_SPI_FLASH_BAR is not set
Kuldeep Singhfe6ab292020-05-12 14:31:07 +0530[diff] [blame]59CONFIG_SPI_FLASH_SPANSION=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]60# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
61CONFIG_FSL_PFE=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]62CONFIG_E1000=y
Mark Kettenis045474b2022-01-22 20:38:11 +0100[diff] [blame]63CONFIG_NVME_PCI=y
Hou Zhiqianged188aa2020-07-09 23:31:42 +0800[diff] [blame]64CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rini42444292020-02-06 13:42:52 -0500[diff] [blame]65CONFIG_DM_RTC=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]66CONFIG_DM_SCSI=y
Tom Rini9591b632022-12-04 09:39:03 -0500[diff] [blame]67CONFIG_SYS_NS16550_SERIAL=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]68CONFIG_SPI=y
69CONFIG_DM_SPI=y
70CONFIG_FSL_DSPI=y
Ashish Kumar74942322019-05-31 16:03:28 +0530[diff] [blame]71CONFIG_FSL_QSPI=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]72CONFIG_USB=y
Rajesh Bhagat1f6180d2018-11-05 18:02:53 +0000[diff] [blame]73CONFIG_USB_XHCI_HCD=y
74CONFIG_USB_XHCI_DWC3=y