blob: f8e3950fa32133007a622a3d896d6505764fcea0 [file] [log] [blame]
Fabio Estevam0417ef12019-12-09 10:43:03 -03001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2016 Freescale Semiconductor, Inc.
4 *
5 * Configuration settings for the Embedded Artists i.MX7ULP COM board.
6 */
7
8#ifndef __MX7ULP_COM_CONFIG_H
9#define __MX7ULP_COM_CONFIG_H
10
11#include <linux/sizes.h>
12#include <asm/arch/imx-regs.h>
13
Ricardo Salveti8b715762021-09-12 17:32:57 +030014#ifdef CONFIG_SPL
15#include "imx7ulp_spl.h"
16#endif
17
Fabio Estevam0417ef12019-12-09 10:43:03 -030018/* Using ULP WDOG for reset */
19#define WDOG_BASE_ADDR WDG1_RBASE
20
Tom Rini65cc0e22022-11-16 13:10:41 -050021#define CFG_SYS_HZ_CLOCK 1000000 /* Fixed at 1MHz from TSTMR */
Fabio Estevam0417ef12019-12-09 10:43:03 -030022
Fabio Estevam0417ef12019-12-09 10:43:03 -030023/* UART */
24#define LPUART_BASE LPUART4_RBASE
25
Fabio Estevam0417ef12019-12-09 10:43:03 -030026/* Physical Memory Map */
27
28#define PHYS_SDRAM 0x60000000
Tom Riniaa6e94d2022-11-16 13:10:37 -050029#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
Fabio Estevam0417ef12019-12-09 10:43:03 -030030
Tom Rini0613c362022-12-04 10:03:50 -050031#define CFG_EXTRA_ENV_SETTINGS \
Fabio Estevam0417ef12019-12-09 10:43:03 -030032 "image=zImage\0" \
33 "console=ttyLP0\0" \
34 "fdt_high=0xffffffff\0" \
35 "initrd_high=0xffffffff\0" \
36 "fdt_file=imx7ulp-com.dtb\0" \
37 "fdt_addr=0x63000000\0" \
38 "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
Tom Rinide35b8f2021-12-11 14:55:52 -050039 "mmcpart=1\0" \
Peng Fanadfaa422022-04-15 12:23:41 +080040 "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
Fabio Estevam0417ef12019-12-09 10:43:03 -030041 "mmcargs=setenv bootargs console=${console},${baudrate} " \
42 "root=${mmcroot}\0" \
43 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
44 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
45 "mmcboot=echo Booting from mmc ...; " \
46 "run mmcargs; " \
47 "if run loadfdt; then " \
48 "bootz ${loadaddr} - ${fdt_addr}; " \
49 "fi;\0" \
50
Tom Rini65cc0e22022-11-16 13:10:41 -050051#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
52#define CFG_SYS_INIT_RAM_SIZE SZ_256K
Fabio Estevam0417ef12019-12-09 10:43:03 -030053
Fabio Estevam0417ef12019-12-09 10:43:03 -030054#endif /* __CONFIG_H */