blob: 91f6ff03f971b87aa8f9233f18dac3ab51b1adba [file] [log] [blame]
Michael Schwingenea99e8f2008-01-16 19:50:37 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-1 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/* 1: modified board with 32MB DRAM */
30#define CONFIG_ACTUX1_32MB 0
31/* 1: 2*2MB FLASH (standard) */
32#define CONFIG_ACTUX1_FLASH2X2 1
33/* 1: 1*8MB FLASH (upgraded boards) */
34#define CONFIG_ACTUX1_FLASH1X8 0
35
36#define CONFIG_IXP425 1
37#define CONFIG_ACTUX1 1
38
39#define CONFIG_DISPLAY_CPUINFO 1
40#define CONFIG_DISPLAY_BOARDINFO 1
41
Jean-Christophe PLAGNIOL-VILLARD930590f2009-01-31 09:10:48 +010042#define CONFIG_IXP_SERIAL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_IXP425_CONSOLE IXP425_UART2
Michael Schwingenea99e8f2008-01-16 19:50:37 +010044#define CONFIG_BAUDRATE 115200
45#define CONFIG_BOOTDELAY 3
46#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
47
48/***************************************************************
49 * U-boot generic defines start here.
50 ***************************************************************/
51#undef CONFIG_USE_IRQ
52
53/*
54 * Size of malloc() pool
55 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
Michael Schwingenea99e8f2008-01-16 19:50:37 +010057/* size in bytes reserved for initial data */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_GBL_DATA_SIZE 128
Michael Schwingenea99e8f2008-01-16 19:50:37 +010059
60/* allow to overwrite serial and ethaddr */
61#define CONFIG_ENV_OVERWRITE
62
63/* Command line configuration. */
64#include <config_cmd_default.h>
65
66#define CONFIG_CMD_ELF
67#undef CONFIG_CMD_PCI
68#undef CONFIG_PCI
69
70#define CONFIG_BOOTCOMMAND "run boot_flash"
71/* enable passing of ATAGs */
72#define CONFIG_CMDLINE_TAG 1
73#define CONFIG_SETUP_MEMORY_TAGS 1
74#define CONFIG_INITRD_TAG 1
75#define CONFIG_REVISION_TAG 1
76
77#if defined(CONFIG_CMD_KGDB)
78# define CONFIG_KGDB_BAUDRATE 230400
79/* which serial port to use */
80# define CONFIG_KGDB_SER_INDEX 1
81#endif
82
83/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084#define CONFIG_SYS_LONGHELP
85#define CONFIG_SYS_PROMPT "=> "
Michael Schwingenea99e8f2008-01-16 19:50:37 +010086/* Console I/O Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020087#define CONFIG_SYS_CBSIZE 256
Michael Schwingenea99e8f2008-01-16 19:50:37 +010088/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Michael Schwingenea99e8f2008-01-16 19:50:37 +010090/* max number of command args */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#define CONFIG_SYS_MAXARGS 16
Michael Schwingenea99e8f2008-01-16 19:50:37 +010092/* Boot Argument Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Michael Schwingenea99e8f2008-01-16 19:50:37 +010094
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020095#define CONFIG_SYS_MEMTEST_START 0x00400000
96#define CONFIG_SYS_MEMTEST_END 0x00800000
Michael Schwingenea99e8f2008-01-16 19:50:37 +010097
Michael Schwingenea99e8f2008-01-16 19:50:37 +010098/* spec says 66.666 MHz, but it appears to be 33 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_HZ 3333333
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100100
101/* default load address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_LOAD_ADDR 0x00010000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100103
104/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100106 115200, 230400 }
107#define CONFIG_SERIAL_RTS_ACTIVE 1
108
109/*
110 * Stack sizes
111 * The stack sizes are set up in start.S using the settings below
112 */
113#define CONFIG_STACKSIZE (128*1024) /* regular stack */
114#ifdef CONFIG_USE_IRQ
115# define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
116# define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
117#endif
118
119/* Expansion bus settings */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_EXP_CS0 0xbd113842
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100121
122/* SDRAM settings */
123#define CONFIG_NR_DRAM_BANKS 1
124#define PHYS_SDRAM_1 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200125#define CONFIG_SYS_DRAM_BASE 0x00000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100126
127#if CONFIG_ACTUX1_32MB
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128# define CONFIG_SYS_SDR_CONFIG 0x18
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100129# define PHYS_SDRAM_1_SIZE 0x02000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130# define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
131# define CONFIG_SYS_SDR_MODE_CONFIG 0x1
132# define CONFIG_SYS_DRAM_SIZE 0x02000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100133#else /* 16MB SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134# define CONFIG_SYS_SDR_CONFIG 0x3A
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100135# define PHYS_SDRAM_1_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136# define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
137# define CONFIG_SYS_SDR_MODE_CONFIG 0x1
138# define CONFIG_SYS_DRAM_SIZE 0x01000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100139#endif
140
141/* FLASH organization */
142#if CONFIG_ACTUX1_FLASH2X2
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143# define CONFIG_SYS_MAX_FLASH_BANKS 2
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100144/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145# define CONFIG_SYS_MAX_FLASH_SECT 40
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100146# define PHYS_FLASH_1 0x50000000
147# define PHYS_FLASH_2 0x50200000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148# define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, PHYS_FLASH_2 }
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100149#endif
150#if CONFIG_ACTUX1_FLASH1X8
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151# define CONFIG_SYS_MAX_FLASH_BANKS 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100152/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153# define CONFIG_SYS_MAX_FLASH_SECT 140
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100154# define PHYS_FLASH_1 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155# define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100156#endif
157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
159#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
160#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100161
162/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200164#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100165/* no byte writes on IXP4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100167/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_FLASH_EMPTY_INFO
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100169
170/* Ethernet */
171
172/* include IXP4xx NPE support */
173#define CONFIG_IXP4XX_NPE 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100174#define CONFIG_NET_MULTI 1
175/* NPE0 PHY address */
176#define CONFIG_PHY_ADDR 0
177/* MII PHY management */
178#define CONFIG_MII 1
179/* Number of ethernet rx buffers & descriptors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#define CONFIG_SYS_RX_ETH_BUFFER 16
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100181#define CONFIG_RESET_PHY_R 1
182
183#define CONFIG_CMD_DHCP
184#define CONFIG_CMD_NET
185#define CONFIG_CMD_MII
186#define CONFIG_CMD_PING
187#undef CONFIG_CMD_NFS
188
189/* BOOTP options */
190#define CONFIG_BOOTP_BOOTFILESIZE
191#define CONFIG_BOOTP_BOOTPATH
192#define CONFIG_BOOTP_GATEWAY
193#define CONFIG_BOOTP_HOSTNAME
194
195/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_CACHELINE_SIZE 32
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100197
198/*
199 * environment organization:
200 * one flash sector, embedded in uboot area (bottom bootblock flash)
201 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200202#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200203#define CONFIG_ENV_SIZE 0x2000
204#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_USE_PPCENV 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100206
207#define CONFIG_EXTRA_ENV_SETTINGS \
Jean-Christophe PLAGNIOL-VILLARDb4e2f892009-01-31 09:53:39 +0100208 "npe_ucode=50040000\0" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100209 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
210 "kerneladdr=50050000\0" \
211 "rootaddr=50170000\0" \
212 "loadaddr=10000\0" \
213 "updateboot_ser=mw.b 10000 ff 40000;" \
214 " loady ${loadaddr};" \
215 " run eraseboot writeboot\0" \
216 "updateboot_net=mw.b 10000 ff 40000;" \
217 " tftp ${loadaddr} u-boot.bin;" \
218 " run eraseboot writeboot\0" \
219 "eraseboot=protect off 50000000 50003fff;" \
220 " protect off 50006000 5003ffff;" \
221 " erase 50000000 50003fff;" \
222 " erase 50006000 5003ffff\0" \
223 "writeboot=cp.b 10000 50000000 4000;" \
224 " cp.b 16000 50006000 3a000\0" \
225 "eraseenv=protect off 50004000 50005fff;" \
226 " erase 50004000 50005fff\0" \
227 "updateroot=tftp ${loadaddr} ${rootfile};" \
228 " era ${rootaddr} +${filesize};" \
229 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
230 "updatekern=tftp ${loadaddr} ${kernelfile};" \
231 " era ${kerneladdr} +${filesize};" \
232 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
233 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
234 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
235 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
236 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
237 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0" \
238 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
239 "boot_flash=run flashargs addtty addeth;" \
240 " bootm ${kerneladdr}\0" \
241 "boot_net=run netargs addtty addeth;" \
242 " tftpboot ${loadaddr} ${kernelfile};" \
243 " bootm\0"
244
245#endif /* __CONFIG_H */