blob: 129acf2cbf81551c35608ffbba17b0f1228e7dbb [file] [log] [blame]
Tom Warrenf01b6312012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenf01b6312012-12-11 13:34:18 +00006 */
7
Tom Warrenbfcf46d2013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warrenf01b6312012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
17#define CONFIG_TEGRA /* which is a Tegra generic machine */
18#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
19
Tom Warrenf01b6312012-12-11 13:34:18 +000020#include <asm/arch/tegra.h> /* get chip and board defs */
21
Rob Herring31df9892013-10-04 10:22:47 -050022#define CONFIG_SYS_TIMER_RATE 1000000
23#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
24
Tom Warrenf01b6312012-12-11 13:34:18 +000025/*
26 * Display CPU and Board information
27 */
28#define CONFIG_DISPLAY_CPUINFO
29#define CONFIG_DISPLAY_BOARDINFO
30
31#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warrenf01b6312012-12-11 13:34:18 +000032
33/* Environment */
34#define CONFIG_ENV_VARS_UBOOT_CONFIG
35#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
36
37/*
38 * Size of malloc() pool
39 */
40#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
41
42/*
Tom Warrenbfcf46d2013-02-26 12:18:48 +000043 * NS16550 Configuration
Tom Warrenf01b6312012-12-11 13:34:18 +000044 */
Tom Warrenf01b6312012-12-11 13:34:18 +000045#define CONFIG_SYS_NS16550
46#define CONFIG_SYS_NS16550_SERIAL
47#define CONFIG_SYS_NS16550_REG_SIZE (-4)
48#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
49
50/*
Stephen Warrenf1756032014-04-18 10:56:11 -060051 * Common HW configuration.
52 * If this varies between SoCs later, move to tegraNN-common.h
53 * Note: This is number of devices, not max device ID.
54 */
55#define CONFIG_SYS_MMC_MAX_DEVICE 4
56
57/*
Tom Warrenf01b6312012-12-11 13:34:18 +000058 * select serial console configuration
59 */
60#define CONFIG_CONS_INDEX 1
61
62/* allow to overwrite serial and ethaddr */
63#define CONFIG_ENV_OVERWRITE
64#define CONFIG_BAUDRATE 115200
65
66/* include default commands */
67#include <config_cmd_default.h>
68
69/* remove unused commands */
70#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
71#undef CONFIG_CMD_FPGA /* FPGA configuration support */
72#undef CONFIG_CMD_IMI
73#undef CONFIG_CMD_IMLS
74#undef CONFIG_CMD_NFS /* NFS support */
75#undef CONFIG_CMD_NET /* network support */
76
77/* turn on command-line edit/hist/auto */
Tom Warrenf01b6312012-12-11 13:34:18 +000078#define CONFIG_COMMAND_HISTORY
Tom Warrenf01b6312012-12-11 13:34:18 +000079
Stephen Warren11d9c032013-02-28 15:03:48 +000080/* turn on commonly used storage-related commands */
Stephen Warren11d9c032013-02-28 15:03:48 +000081#define CONFIG_PARTITION_UUIDS
Stephen Warren11d9c032013-02-28 15:03:48 +000082#define CONFIG_CMD_PART
83
Tom Warrenf01b6312012-12-11 13:34:18 +000084#define CONFIG_SYS_NO_FLASH
85
86#define CONFIG_CONSOLE_MUX
87#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Tom Warrenf01b6312012-12-11 13:34:18 +000088
89/*
90 * Miscellaneous configurable options
91 */
Tom Warrenf01b6312012-12-11 13:34:18 +000092#define CONFIG_SYS_PROMPT V_PROMPT
93/*
94 * Increasing the size of the IO buffer as default nfsargs size is more
95 * than 256 and so it is not possible to edit it
96 */
97#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
98/* Print Buffer Size */
99#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
100 sizeof(CONFIG_SYS_PROMPT) + 16)
101#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
102/* Boot Argument Buffer Size */
103#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
104
105#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
106#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
107
Tom Warrenf01b6312012-12-11 13:34:18 +0000108/*-----------------------------------------------------------------------
109 * Physical Memory Map
110 */
111#define CONFIG_NR_DRAM_BANKS 1
112#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
113#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
114
115#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
116#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
117
118#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
119
120#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
121#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
122#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
123 CONFIG_SYS_INIT_RAM_SIZE - \
124 GENERATED_GBL_DATA_SIZE)
125
126#define CONFIG_TEGRA_GPIO
127#define CONFIG_CMD_GPIO
128#define CONFIG_CMD_ENTERRCM
Tom Warrenf01b6312012-12-11 13:34:18 +0000129
130/* Defines for SPL */
131#define CONFIG_SPL
132#define CONFIG_SPL_FRAMEWORK
133#define CONFIG_SPL_RAM_DEVICE
134#define CONFIG_SPL_BOARD_INIT
135#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +0000136#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warrenf01b6312012-12-11 13:34:18 +0000137 CONFIG_SPL_TEXT_BASE)
138#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
139
140#define CONFIG_SPL_LIBCOMMON_SUPPORT
141#define CONFIG_SPL_LIBGENERIC_SUPPORT
142#define CONFIG_SPL_SERIAL_SUPPORT
143#define CONFIG_SPL_GPIO_SUPPORT
144
Masahiro Yamadacd2e46c2014-03-05 16:59:38 +0900145#ifdef CONFIG_SPL_BUILD
146# define CONFIG_USE_PRIVATE_LIBGCC
147#endif
148
Simon Glassdd7f65f2013-03-05 14:39:56 +0000149#define CONFIG_SYS_GENERIC_BOARD
Tom Warren3efff992013-03-26 10:39:33 -0700150
Stephen Warrena885f852013-02-28 15:03:45 +0000151/* Misc utility code */
152#define CONFIG_BOUNCE_BUFFER
Tom Warren3efff992013-03-26 10:39:33 -0700153#define CONFIG_CRC32_VERIFY
Simon Glassdd7f65f2013-03-05 14:39:56 +0000154
Stephen Warren68cf64d2014-02-05 09:24:57 -0700155#ifndef CONFIG_SPL_BUILD
156#include <config_distro_defaults.h>
157#endif
158
Tom Warrenf01b6312012-12-11 13:34:18 +0000159#endif /* _TEGRA_COMMON_H_ */