blob: e9814a6b07e76adc713025e1ef62c936cb5a27f6 [file] [log] [blame]
Wolfgang Denkad5bb452007-03-06 18:08:43 +01001/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25
26/*
27 * CPU test
28 * Load/store multiple word instructions: lmw, stmw
29 *
Wolfgang Denk7ddd4472011-12-23 01:29:12 +000030 * 27 consecutive words are loaded from a source memory buffer
31 * into GPRs r5 through r31. After that, 27 consecutive words are stored
32 * from the GPRs r5 through r31 into a target memory buffer. The contents
Wolfgang Denkad5bb452007-03-06 18:08:43 +010033 * of the source and target buffers are then compared.
34 */
35
Wolfgang Denkad5bb452007-03-06 18:08:43 +010036#include <post.h>
37#include "cpu_asm.h"
38
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020039#if CONFIG_POST & CONFIG_SYS_POST_CPU
Wolfgang Denkad5bb452007-03-06 18:08:43 +010040
Wolfgang Denka63aec52011-12-23 01:29:10 +000041extern void cpu_post_exec_02(ulong *code, ulong op1, ulong op2);
Wolfgang Denkad5bb452007-03-06 18:08:43 +010042
Wolfgang Denka63aec52011-12-23 01:29:10 +000043int cpu_post_test_multi(void)
Wolfgang Denkad5bb452007-03-06 18:08:43 +010044{
Wolfgang Denka63aec52011-12-23 01:29:10 +000045 int ret = 0;
46 unsigned int i;
Wolfgang Denk7ddd4472011-12-23 01:29:12 +000047 ulong src[27], dst[27];
Wolfgang Denka63aec52011-12-23 01:29:10 +000048 int flag = disable_interrupts();
Wolfgang Denkad5bb452007-03-06 18:08:43 +010049
Wolfgang Denk38081ff2011-12-23 01:29:11 +000050 ulong code[] = {
51 ASM_LMW(5, 3, 0), /* lmw r5, 0(r3) */
52 ASM_STMW(5, 4, 0), /* stmr r5, 0(r4) */
53 ASM_BLR, /* blr */
54 };
Wolfgang Denkad5bb452007-03-06 18:08:43 +010055
Wolfgang Denk38081ff2011-12-23 01:29:11 +000056 for (i = 0; i < ARRAY_SIZE(src); ++i) {
57 src[i] = i;
58 dst[i] = 0;
Wolfgang Denkad5bb452007-03-06 18:08:43 +010059 }
60
Wolfgang Denk38081ff2011-12-23 01:29:11 +000061 cpu_post_exec_02(code, (ulong) src, (ulong) dst);
62
63 ret = memcmp(src, dst, sizeof(dst)) == 0 ? 0 : -1;
64
Wolfgang Denka63aec52011-12-23 01:29:10 +000065 if (ret != 0)
66 post_log("Error at multi test !\n");
Wolfgang Denkad5bb452007-03-06 18:08:43 +010067
Wolfgang Denka63aec52011-12-23 01:29:10 +000068 if (flag)
69 enable_interrupts();
Wolfgang Denkad5bb452007-03-06 18:08:43 +010070
Wolfgang Denka63aec52011-12-23 01:29:10 +000071 return ret;
Wolfgang Denkad5bb452007-03-06 18:08:43 +010072}
73
74#endif