Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / d8f527578e15c307e93f851014f382e94f78cf39 / . / arch / arm / cpu / armv7 / ls102xa / fdt.c
blob: 989780d27348d54542a236e095f99a166e47545c [file] [log] [blame]
Wang Huand60a2092014-09-05 13:52:34 +0800[diff] [blame]1/*
2 * Copyright 2014 Freescale Semiconductor, Inc.
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#include <common.h>
8#include <libfdt.h>
9#include <fdt_support.h>
10#include <asm/io.h>
11#include <asm/processor.h>
12#include <asm/arch/clock.h>
13#include <linux/ctype.h>
14#ifdef CONFIG_FSL_ESDHC
15#include <fsl_esdhc.h>
16#endif
17#include <tsec.h>
18
19DECLARE_GLOBAL_DATA_PTR;
20
21void ft_fixup_enet_phy_connect_type(void *fdt)
22{
23 struct eth_device *dev;
24 struct tsec_private *priv;
25 const char *enet_path, *phy_path;
26 char enet[16];
27 char phy[16];
28 int phy_node;
29 int i = 0;
30 int enet_id = 0;
31 uint32_t ph;
32
33 while ((dev = eth_get_dev_by_index(i++)) != NULL) {
34 if (strstr(dev->name, "eTSEC1"))
35 enet_id = 0;
36 else if (strstr(dev->name, "eTSEC2"))
37 enet_id = 1;
38 else if (strstr(dev->name, "eTSEC3"))
39 enet_id = 2;
40 else
41 continue;
42
43 priv = dev->priv;
44 if (priv->flags & TSEC_SGMII)
45 continue;
46
47 sprintf(enet, "ethernet%d", enet_id);
48 enet_path = fdt_get_alias(fdt, enet);
49 if (!enet_path)
50 continue;
51
52 sprintf(phy, "enet%d_rgmii_phy", enet_id);
53 phy_path = fdt_get_alias(fdt, phy);
54 if (!phy_path)
55 continue;
56
57 phy_node = fdt_path_offset(fdt, phy_path);
58 if (phy_node < 0)
59 continue;
60
61 ph = fdt_create_phandle(fdt, phy_node);
62 if (ph)
63 do_fixup_by_path_u32(fdt, enet_path,
64 "phy-handle", ph, 1);
65
66 do_fixup_by_path(fdt, enet_path, "phy-connection-type",
67 phy_string_for_interface(
68 PHY_INTERFACE_MODE_RGMII_ID),
69 sizeof(phy_string_for_interface(
70 PHY_INTERFACE_MODE_RGMII_ID)),
71 1);
72 }
73}
74
75void ft_cpu_setup(void *blob, bd_t *bd)
76{
77 int off;
78 int val;
79 const char *sysclk_path;
80
81 unsigned long busclk = get_bus_freq(0);
82
83 fdt_fixup_ethernet(blob);
84
85 off = fdt_node_offset_by_prop_value(blob, -1, "device_type", "cpu", 4);
86 while (off != -FDT_ERR_NOTFOUND) {
87 val = gd->cpu_clk;
88 fdt_setprop(blob, off, "clock-frequency", &val, 4);
89 off = fdt_node_offset_by_prop_value(blob, off,
90 "device_type", "cpu", 4);
91 }
92
93 do_fixup_by_prop_u32(blob, "device_type", "soc",
Tang Yuantianb699b012014-10-21 13:51:58 +0800[diff] [blame]94 4, "bus-frequency", busclk, 1);
Wang Huand60a2092014-09-05 13:52:34 +0800[diff] [blame]95
96 ft_fixup_enet_phy_connect_type(blob);
97
98#ifdef CONFIG_SYS_NS16550
99 do_fixup_by_compat_u32(blob, "fsl,16550-FIFO64",
100 "clock-frequency", CONFIG_SYS_NS16550_CLK, 1);
101#endif
102
103 sysclk_path = fdt_get_alias(blob, "sysclk");
104 if (sysclk_path)
105 do_fixup_by_path_u32(blob, sysclk_path, "clock-frequency",
106 CONFIG_SYS_CLK_FREQ, 1);
107 do_fixup_by_compat_u32(blob, "fsl,qoriq-sysclk-2.0",
108 "clock-frequency", CONFIG_SYS_CLK_FREQ, 1);
109
110#if defined(CONFIG_FSL_ESDHC)
111 fdt_fixup_esdhc(blob, bd);
112#endif
113
114 /*
115 * platform bus clock = system bus clock/2
116 * Here busclk = system bus clock
117 * We are using the platform bus clock as 1588 Timer reference
118 * clock source select
119 */
120 do_fixup_by_compat_u32(blob, "fsl, gianfar-ptp-timer",
121 "timer-frequency", busclk / 2, 1);
122
123 /*
124 * clock-freq should change to clock-frequency and
125 * flexcan-v1.0 should change to p1010-flexcan respectively
126 * in the future.
127 */
128 do_fixup_by_compat_u32(blob, "fsl, flexcan-v1.0",
129 "clock_freq", busclk / 2, 1);
130
131 do_fixup_by_compat_u32(blob, "fsl, flexcan-v1.0",
132 "clock-frequency", busclk / 2, 1);
133
134 do_fixup_by_compat_u32(blob, "fsl, ls1021a-flexcan",
135 "clock-frequency", busclk / 2, 1);
136}