blob: 5a85feb85353caf1e6be653d321c43234f4b4876 [file] [log] [blame]
Niklaus Giger714bc552007-07-27 11:27:15 +02001/*
2 *(C) Copyright 2005-2007 Netstal Maschinen AG
3 * Niklaus Giger (Niklaus.Giger@netstal.com)
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/************************************************************************
25 * hcu4.h - configuration for HCU4 board (similar to hcu5.h)
26 ***********************************************************************/
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*-----------------------------------------------------------------------
32 * High Level Configuration Options
33 *----------------------------------------------------------------------*/
34#define CONFIG_HCU4 1 /* Board is HCU4 */
35#define CONFIG_4xx 1 /* ... PPC4xx family */
Niklaus Giger714bc552007-07-27 11:27:15 +020036#define CONFIG_405GP 1
37#define CONFIG_4xx 1
38
39#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
40
41#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
42#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
43
44/*-----------------------------------------------------------------------
45 * Base addresses -- Note these are effective addresses where the
46 * actual resources get mapped (not physical addresses)
47*----------------------------------------------------------------------*/
Niklaus Giger4bd50362008-01-16 18:37:50 +010048#define CFG_MONITOR_LEN (320 * 1024) /* Reserve 320 kB for Monitor */
49#define CFG_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
Niklaus Giger714bc552007-07-27 11:27:15 +020050
51
52#define CFG_SDRAM_BASE 0x00000000 /* _must_ be 0 */
53#define CFG_FLASH_BASE 0xfff80000 /* start of FLASH */
54#define CFG_MONITOR_BASE TEXT_BASE
55
56/* ... with on-chip memory here (4KBytes) */
57#define CFG_OCM_DATA_ADDR 0xF4000000
58#define CFG_OCM_DATA_SIZE 0x00001000
59/* Do not set up locked dcache as init ram. */
60#undef CFG_INIT_DCACHE_CS
61
62/* Use the On-Chip-Memory (OCM) as a temporary stack for the startup code. */
63#define CFG_TEMP_STACK_OCM 1
64
65#define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* OCM */
66#define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE
67#define CFG_GBL_DATA_SIZE 256 /* num bytes initial data */
68#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
Niklaus Giger4bd50362008-01-16 18:37:50 +010069#define CFG_INIT_SP_OFFSET CFG_POST_WORD_ADDR
Niklaus Giger714bc552007-07-27 11:27:15 +020070
71/*-----------------------------------------------------------------------
72 * Serial Port
73 *----------------------------------------------------------------------*/
74/*
75 * If CFG_EXT_SERIAL_CLOCK, then the UART divisor is 1.
76 * If CFG_405_UART_ERRATA_59, then UART divisor is 31.
77 * Otherwise, UART divisor is determined by CPU Clock and CFG_BASE_BAUD value.
78 * The Linux BASE_BAUD define should match this configuration.
79 * baseBaud = cpuClock/(uartDivisor*16)
80 * If CFG_405_UART_ERRATA_59 and 200MHz CPU clock,
81 * set Linux BASE_BAUD to 403200.
82 */
83#undef CFG_EXT_SERIAL_CLOCK /* external serial clock */
Niklaus Giger4bd50362008-01-16 18:37:50 +010084#define CONFIG_SERIAL_MULTI 1
85/* needed to be able to define CONFIG_SERIAL_SOFTWARE_FIFO */
Niklaus Giger714bc552007-07-27 11:27:15 +020086#undef CFG_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
87#define CFG_BASE_BAUD 691200
88
89/* Size (bytes) of interrupt driven serial port buffer.
90 * Set to 0 to use polling instead of interrupts.
91 * Setting to 0 will also disable RTS/CTS handshaking.
92 */
93#undef CONFIG_SERIAL_SOFTWARE_FIFO
94
95/* Set console baudrate to 9600 */
96#define CONFIG_BAUDRATE 9600
97
98
99#define CFG_BAUDRATE_TABLE \
100 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
101
102/*-----------------------------------------------------------------------
Niklaus Giger4bd50362008-01-16 18:37:50 +0100103 * Flash
104 *----------------------------------------------------------------------*/
105
106#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
107#define CFG_MAX_FLASH_SECT 8 /* max number of sectors on one chip */
108
109#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
110
111#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
112#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
113
114/*-----------------------------------------------------------------------
Niklaus Giger714bc552007-07-27 11:27:15 +0200115 * Environment
116 *----------------------------------------------------------------------*/
117
118#undef CFG_ENV_IS_IN_NVRAM
Niklaus Giger4bd50362008-01-16 18:37:50 +0100119#define CFG_ENV_IS_IN_FLASH
Niklaus Giger714bc552007-07-27 11:27:15 +0200120#undef CFG_ENV_IS_NOWHERE
121
122#ifdef CFG_ENV_IS_IN_EEPROM
123/* Put the environment after the SDRAM configuration */
124#define PROM_SIZE 2048
125#define CFG_ENV_OFFSET 512
126#define CFG_ENV_SIZE (PROM_SIZE-CFG_ENV_OFFSET)
127#endif
128
129#ifdef CFG_ENV_IS_IN_FLASH
130/* Put the environment in Flash */
131#define CFG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
132#define CFG_ENV_ADDR ((-CFG_MONITOR_LEN)-CFG_ENV_SECT_SIZE)
Niklaus Giger4bd50362008-01-16 18:37:50 +0100133#define CFG_ENV_SIZE 8*1024 /* 8 KB Environment Sector */
Niklaus Giger714bc552007-07-27 11:27:15 +0200134
135/* Address and size of Redundant Environment Sector */
136#define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR-CFG_ENV_SECT_SIZE)
137#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
138#endif
139
140/*-----------------------------------------------------------------------
141 * I2C stuff for a ATMEL AT24C16 (2kB holding ENV, we are using the
142 * the first internal I2C controller of the PPC440EPx
143 *----------------------------------------------------------------------*/
144#define CFG_SPD_BUS_NUM 0
145
146#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
147#undef CONFIG_SOFT_I2C /* I2C bit-banged */
148#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
149#define CFG_I2C_SLAVE 0x7F
150
151/* This is the 7bit address of the device, not including P. */
152#define CFG_I2C_EEPROM_ADDR 0x50
153#define CFG_I2C_EEPROM_ADDR_LEN 1
154
155/* The EEPROM can do 16byte ( 1 << 4 ) page writes. */
156#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07
157#define CFG_EEPROM_PAGE_WRITE_BITS 4
158#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10
159#define CFG_EEPROM_PAGE_WRITE_ENABLE
160#undef CFG_I2C_MULTI_EEPROMS
161
162
163#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100164 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
Niklaus Giger714bc552007-07-27 11:27:15 +0200165 "echo"
166
167#undef CONFIG_BOOTARGS
168
169/* Setup some board specific values for the default environment variables */
170#define CONFIG_HOSTNAME hcu4
Niklaus Giger4bd50362008-01-16 18:37:50 +0100171#define CONFIG_IPADDR 172.25.1.99
Niklaus Giger714bc552007-07-27 11:27:15 +0200172#define CONFIG_ETHADDR 00:60:13:00:00:00 /* Netstal Machines AG MAC */
173#define CONFIG_OVERWRITE_ETHADDR_ONCE
174#define CONFIG_SERVERIP 172.25.1.3
175
176#define CFG_TFTP_LOADADDR 0x01000000 /* @16 MB */
177
Niklaus Gigeref5b4f22008-02-05 10:26:44 +0100178#define CONFIG_EXTRA_ENV_SETTINGS \
Niklaus Giger714bc552007-07-27 11:27:15 +0200179 "netdev=eth0\0" \
180 "loadaddr=0x01000000\0" \
181 "nfsargs=setenv bootargs root=/dev/nfs rw " \
182 "nfsroot=${serverip}:${rootpath}\0" \
183 "ramargs=setenv bootargs root=/dev/ram rw\0" \
184 "addip=setenv bootargs ${bootargs} " \
185 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
186 ":${hostname}:${netdev}:off panic=1\0" \
187 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
188 "nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
189 "bootm\0" \
190 "rootpath=/home/diagnose/eldk/ppc_4xx\0" \
191 "bootfile=/tftpboot/hcu4/uImage\0" \
Niklaus Gigeref5b4f22008-02-05 10:26:44 +0100192 "load=tftp 100000 hcu4/u-boot.bin\0" \
193 "update=protect off FFFB0000 FFFFFFFF;era FFFB0000 FFFFFFFF;" \
Niklaus Giger4bd50362008-01-16 18:37:50 +0100194 "cp.b 100000 FFFB0000 50000\0" \
Detlev Zundeld8ab58b2008-03-06 16:45:53 +0100195 "upd=run load update\0" \
Niklaus Gigeref5b4f22008-02-05 10:26:44 +0100196 "vx_rom=hcu4/hcu4_vx_rom\0" \
197 "vx=tftp ${loadaddr} ${vx_rom};run vxargs; bootvx\0" \
198 "vxargs=setenv bootargs emac(0,0)c:${vx_rom} e=${ipaddr}" \
199 " h=${serverip} u=dpu pw=netstal8752 tn=hcu5 f=0x3008\0" \
Niklaus Giger714bc552007-07-27 11:27:15 +0200200 ""
201#define CONFIG_BOOTCOMMAND "run vx"
202
Niklaus Giger714bc552007-07-27 11:27:15 +0200203#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
Niklaus Giger714bc552007-07-27 11:27:15 +0200204
205#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
206#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
207
208#define CONFIG_MII 1 /* MII PHY management */
Niklaus Gigeref5b4f22008-02-05 10:26:44 +0100209#define CONFIG_PHY_ADDR 1 /* PHY address */
Niklaus Giger714bc552007-07-27 11:27:15 +0200210
Niklaus Giger4bd50362008-01-16 18:37:50 +0100211#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
Niklaus Giger714bc552007-07-27 11:27:15 +0200212
213#define CONFIG_HAS_ETH0
Niklaus Giger4bd50362008-01-16 18:37:50 +0100214#define CFG_RX_ETH_BUFFER 16 /* Number of ethernet rx buffers & desC */
Niklaus Giger714bc552007-07-27 11:27:15 +0200215
Stefan Roese3b3bff42007-08-14 16:36:29 +0200216/*
217 * BOOTP options
218 */
219#define CONFIG_BOOTP_BOOTFILESIZE
220#define CONFIG_BOOTP_BOOTPATH
221#define CONFIG_BOOTP_GATEWAY
222#define CONFIG_BOOTP_HOSTNAME
223
224/*
225 * Command line configuration.
226 */
227#include <config_cmd_default.h>
228
229#define CONFIG_CMD_ASKENV
Stefan Roese3b3bff42007-08-14 16:36:29 +0200230#define CONFIG_CMD_CACHE
231#define CONFIG_CMD_DHCP
232#define CONFIG_CMD_DIAG
233#define CONFIG_CMD_EEPROM
234#define CONFIG_CMD_ELF
235#define CONFIG_CMD_FLASH
236#define CONFIG_CMD_I2C
237#define CONFIG_CMD_IMMAP
238#define CONFIG_CMD_IRQ
239#define CONFIG_CMD_MII
240#define CONFIG_CMD_NET
241#define CONFIG_CMD_PING
242#define CONFIG_CMD_REGINFO
243#define CONFIG_CMD_SDRAM
Niklaus Giger714bc552007-07-27 11:27:15 +0200244
245/* SPD EEPROM (sdram speed config) disabled */
246#define CONFIG_SPD_EEPROM 1
247#define SPD_EEPROM_ADDRESS 0x50
248
Niklaus Giger4bd50362008-01-16 18:37:50 +0100249/* POST support */
250#define CONFIG_POST (CFG_POST_MEMORY | \
251 CFG_POST_CPU | \
252 CFG_POST_UART | \
253 CFG_POST_I2C | \
254 CFG_POST_CACHE | \
255 CFG_POST_ETHER | \
256 CFG_POST_SPR)
257
258#define CFG_POST_UART_TABLE {UART0_BASE}
259#define CFG_POST_WORD_ADDR (CFG_GBL_DATA_OFFSET - 0x4)
260#undef CONFIG_LOGBUFFER
261#define CFG_POST_CACHE_ADDR 0x00800000 /* free virtual address */
262#define CFG_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
263
Niklaus Giger714bc552007-07-27 11:27:15 +0200264/*-----------------------------------------------------------------------
265 * Miscellaneous configurable options
266 *----------------------------------------------------------------------*/
267#define CFG_LONGHELP /* undef to save memory */
268#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Stefan Roese3b3bff42007-08-14 16:36:29 +0200269#if defined(CONFIG_CMD_KGDB)
Niklaus Giger4bd50362008-01-16 18:37:50 +0100270 #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
Niklaus Giger714bc552007-07-27 11:27:15 +0200271#else
Niklaus Giger4bd50362008-01-16 18:37:50 +0100272 #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
Niklaus Giger714bc552007-07-27 11:27:15 +0200273#endif
274#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
275#define CFG_MAXARGS 16 /* max number of command args */
276#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
277
278#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
279#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
280
281
282#define CFG_LOAD_ADDR 0x100000 /* default load address */
283#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
284
285#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
286
287#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
288#define CONFIG_LOOPW 1 /* enable loopw command */
Niklaus Giger714bc552007-07-27 11:27:15 +0200289#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
290
291/*-----------------------------------------------------------------------
292 * External Bus Controller (EBC) Setup
293 */
294
Niklaus Giger4bd50362008-01-16 18:37:50 +0100295#define CFG_EBC_CFG 0x98400000
Niklaus Giger714bc552007-07-27 11:27:15 +0200296
Niklaus Giger4bd50362008-01-16 18:37:50 +0100297/* Memory Bank 0 (Flash Bank 0) initialization */
298#define CFG_EBC_PB0AP 0x02005400
299#define CFG_EBC_PB0CR 0xFFF18000 /* BAS=0xFFF,BS=1MB,BU=R/W,BW=8bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200300
Niklaus Giger4bd50362008-01-16 18:37:50 +0100301#define CFG_EBC_PB1AP 0x03041200
302#define CFG_EBC_PB1CR 0x7009A000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200303
Niklaus Giger4bd50362008-01-16 18:37:50 +0100304#define CFG_EBC_PB2AP 0x02054500
305#define CFG_EBC_PB2CR 0x78018000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200306
Niklaus Giger4bd50362008-01-16 18:37:50 +0100307#define CFG_EBC_PB3AP 0x01840300
308#define CFG_EBC_PB3CR 0x7c0ba000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200309
Niklaus Giger4bd50362008-01-16 18:37:50 +0100310#define CFG_EBC_PB4AP 0x01800300
311#define CFG_EBC_PB4CR 0x7e0ba000 /* BAS=,BS=MB,BU=R/W,BW=bit */
312
313#define CFG_GPIO0_OR 0xF27FFFFF /* GPIO value */
314#define CFG_GPIO0_TCR 0x7FFE0000 /* GPIO value */
315#define CFG_GPIO0_ODR 0x00E897FC /* GPIO value */
Niklaus Giger714bc552007-07-27 11:27:15 +0200316
317/*
318 * For booting Linux, the board info and command line data
319 * have to be in the first 8 MB of memory, since this is
320 * the maximum mapped by the Linux kernel during initialization.
321 */
Niklaus Giger4bd50362008-01-16 18:37:50 +0100322#define CFG_BOOTMAPSZ (8 << 20)/* Initial Memory map for Linux */
Niklaus Giger714bc552007-07-27 11:27:15 +0200323
324/* Init Memory Controller:
325 *
326 * BR0/1 and OR0/1 (FLASH)
327 */
328
329#define FLASH_BASE0_PRELIM CFG_FLASH_BASE /* FLASH bank #0 */
330#define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */
331
332
333/* Configuration Port location */
334#define CONFIG_PORT_ADDR 0xF0000500
335
Niklaus Giger714bc552007-07-27 11:27:15 +0200336#define CFG_HUSH_PARSER /* use "hush" command parser */
337#ifdef CFG_HUSH_PARSER
Stefan Roese35d22f952007-08-10 10:42:25 +0200338#define CFG_PROMPT_HUSH_PS2 "> "
Niklaus Giger714bc552007-07-27 11:27:15 +0200339#endif
340
Stefan Roese3b3bff42007-08-14 16:36:29 +0200341#if defined(CONFIG_CMD_KGDB)
Niklaus Giger714bc552007-07-27 11:27:15 +0200342#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
343#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
344#endif
Niklaus Giger4bd50362008-01-16 18:37:50 +0100345
346/* pass open firmware flat tree */
347#define CONFIG_OF_LIBFDT 1
348#define CONFIG_OF_BOARD_SETUP 1
349
Niklaus Giger714bc552007-07-27 11:27:15 +0200350#endif /* __CONFIG_H */