blob: 8f04e9de5a3f0f47eb41d20a13d84518810864b8 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Kever Yangdaeed1d2017-11-28 16:04:16 +08002/*
3 * (C) Copyright 2017 Rockchip Electronics Co., Ltd
Kever Yangdaeed1d2017-11-28 16:04:16 +08004 */
5
6#ifndef __CONFIG_RK3128_COMMON_H
7#define __CONFIG_RK3128_COMMON_H
8
9#include "rockchip-common.h"
10
11#define CONFIG_SYS_MAXARGS 16
Kever Yangdaeed1d2017-11-28 16:04:16 +080012#define CONFIG_SYS_CBSIZE 1024
Kever Yangdaeed1d2017-11-28 16:04:16 +080013
Kever Yang1e72a752019-07-09 22:00:27 +080014#define CONFIG_SYS_HZ_CLOCK 24000000
Kever Yangdaeed1d2017-11-28 16:04:16 +080015
Kever Yang5f246802019-07-22 19:59:09 +080016#define CONFIG_IRAM_BASE 0x10080000
17
Kever Yangdaeed1d2017-11-28 16:04:16 +080018#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
Kever Yangdaeed1d2017-11-28 16:04:16 +080019
20#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */
21
Kever Yangdaeed1d2017-11-28 16:04:16 +080022/* RAW SD card / eMMC locations. */
Kever Yangdaeed1d2017-11-28 16:04:16 +080023
Kever Yangdaeed1d2017-11-28 16:04:16 +080024#define CONFIG_SYS_SDRAM_BASE 0x60000000
Kever Yangdaeed1d2017-11-28 16:04:16 +080025#define SDRAM_MAX_SIZE 0x80000000
26
Kever Yangdaeed1d2017-11-28 16:04:16 +080027#define CONFIG_USB_OHCI_NEW
28#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
29
30#ifndef CONFIG_SPL_BUILD
31
32/* usb mass storage */
Kever Yangdaeed1d2017-11-28 16:04:16 +080033
34#define ENV_MEM_LAYOUT_SETTINGS \
35 "scriptaddr=0x60500000\0" \
36 "pxefile_addr_r=0x60600000\0" \
37 "fdt_addr_r=0x61f00000\0" \
38 "kernel_addr_r=0x62000000\0" \
39 "ramdisk_addr_r=0x64000000\0"
40
41#include <config_distro_bootcmd.h>
42#define CONFIG_EXTRA_ENV_SETTINGS \
43 ENV_MEM_LAYOUT_SETTINGS \
Klaus Gogera2a50532018-05-25 23:45:05 +020044 "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
Kever Yangdaeed1d2017-11-28 16:04:16 +080045 "partitions=" PARTS_DEFAULT \
46 BOOTENV
47
48#endif
49
50#endif