blob: f3ad116316a9541953c39c0f13709d96a3e44777 [file] [log] [blame]
Bin Meng7f5df8d2015-06-23 12:18:51 +08001/*
2 * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
3 *
4 * Adapted from coreboot src/arch/x86/boot/mpspec.c
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#include <common.h>
10#include <cpu.h>
11#include <dm.h>
Bin Meng07545d82015-06-23 12:18:52 +080012#include <errno.h>
13#include <fdtdec.h>
Bin Meng7f5df8d2015-06-23 12:18:51 +080014#include <asm/cpu.h>
Bin Meng07545d82015-06-23 12:18:52 +080015#include <asm/irq.h>
Bin Meng7f5df8d2015-06-23 12:18:51 +080016#include <asm/ioapic.h>
17#include <asm/lapic.h>
18#include <asm/mpspec.h>
19#include <asm/tables.h>
20#include <dm/uclass-internal.h>
21
Bin Meng07545d82015-06-23 12:18:52 +080022DECLARE_GLOBAL_DATA_PTR;
23
Bin Meng53832bb2015-07-22 01:21:10 -070024static bool isa_irq_occupied[16];
25
Bin Meng7f5df8d2015-06-23 12:18:51 +080026struct mp_config_table *mp_write_floating_table(struct mp_floating_table *mf)
27{
28 u32 mc;
29
30 memcpy(mf->mpf_signature, MPF_SIGNATURE, 4);
31 mf->mpf_physptr = (u32)mf + sizeof(struct mp_floating_table);
32 mf->mpf_length = 1;
33 mf->mpf_spec = MPSPEC_V14;
34 mf->mpf_checksum = 0;
35 /* We don't use the default configuration table */
36 mf->mpf_feature1 = 0;
37 /* Indicate that virtual wire mode is always implemented */
38 mf->mpf_feature2 = 0;
39 mf->mpf_feature3 = 0;
40 mf->mpf_feature4 = 0;
41 mf->mpf_feature5 = 0;
42 mf->mpf_checksum = table_compute_checksum(mf, mf->mpf_length * 16);
43
44 mc = (u32)mf + sizeof(struct mp_floating_table);
45 return (struct mp_config_table *)mc;
46}
47
48void mp_config_table_init(struct mp_config_table *mc)
49{
50 memcpy(mc->mpc_signature, MPC_SIGNATURE, 4);
51 mc->mpc_length = sizeof(struct mp_config_table);
52 mc->mpc_spec = MPSPEC_V14;
53 mc->mpc_checksum = 0;
54 mc->mpc_oemptr = 0;
55 mc->mpc_oemsize = 0;
56 mc->mpc_entry_count = 0;
57 mc->mpc_lapic = LAPIC_DEFAULT_BASE;
58 mc->mpe_length = 0;
59 mc->mpe_checksum = 0;
60 mc->reserved = 0;
61
62 /* The oem/product id fields are exactly 8/12 bytes long */
63 table_fill_string(mc->mpc_oem, CONFIG_SYS_VENDOR, 8, ' ');
64 table_fill_string(mc->mpc_product, CONFIG_SYS_BOARD, 12, ' ');
65}
66
67void mp_write_processor(struct mp_config_table *mc)
68{
69 struct mpc_config_processor *mpc;
70 struct udevice *dev;
71 u8 boot_apicid, apicver;
72 u32 cpusignature, cpufeature;
73 struct cpuid_result result;
74
75 boot_apicid = lapicid();
76 apicver = lapic_read(LAPIC_LVR) & 0xff;
77 result = cpuid(1);
78 cpusignature = result.eax;
79 cpufeature = result.edx;
80
81 for (uclass_find_first_device(UCLASS_CPU, &dev);
82 dev;
83 uclass_find_next_device(&dev)) {
84 struct cpu_platdata *plat = dev_get_parent_platdata(dev);
85 u8 cpuflag = MPC_CPU_EN;
86
87 if (!device_active(dev))
88 continue;
89
90 mpc = (struct mpc_config_processor *)mp_next_mpc_entry(mc);
91 mpc->mpc_type = MP_PROCESSOR;
92 mpc->mpc_apicid = plat->cpu_id;
93 mpc->mpc_apicver = apicver;
94 if (boot_apicid == plat->cpu_id)
95 cpuflag |= MPC_CPU_BP;
96 mpc->mpc_cpuflag = cpuflag;
97 mpc->mpc_cpusignature = cpusignature;
98 mpc->mpc_cpufeature = cpufeature;
99 mpc->mpc_reserved[0] = 0;
100 mpc->mpc_reserved[1] = 0;
101 mp_add_mpc_entry(mc, sizeof(*mpc));
102 }
103}
104
105void mp_write_bus(struct mp_config_table *mc, int id, const char *bustype)
106{
107 struct mpc_config_bus *mpc;
108
109 mpc = (struct mpc_config_bus *)mp_next_mpc_entry(mc);
110 mpc->mpc_type = MP_BUS;
111 mpc->mpc_busid = id;
112 memcpy(mpc->mpc_bustype, bustype, 6);
113 mp_add_mpc_entry(mc, sizeof(*mpc));
114}
115
116void mp_write_ioapic(struct mp_config_table *mc, int id, int ver, u32 apicaddr)
117{
118 struct mpc_config_ioapic *mpc;
119
120 mpc = (struct mpc_config_ioapic *)mp_next_mpc_entry(mc);
121 mpc->mpc_type = MP_IOAPIC;
122 mpc->mpc_apicid = id;
123 mpc->mpc_apicver = ver;
124 mpc->mpc_flags = MPC_APIC_USABLE;
125 mpc->mpc_apicaddr = apicaddr;
126 mp_add_mpc_entry(mc, sizeof(*mpc));
127}
128
129void mp_write_intsrc(struct mp_config_table *mc, int irqtype, int irqflag,
130 int srcbus, int srcbusirq, int dstapic, int dstirq)
131{
132 struct mpc_config_intsrc *mpc;
133
134 mpc = (struct mpc_config_intsrc *)mp_next_mpc_entry(mc);
135 mpc->mpc_type = MP_INTSRC;
136 mpc->mpc_irqtype = irqtype;
137 mpc->mpc_irqflag = irqflag;
138 mpc->mpc_srcbus = srcbus;
139 mpc->mpc_srcbusirq = srcbusirq;
140 mpc->mpc_dstapic = dstapic;
141 mpc->mpc_dstirq = dstirq;
142 mp_add_mpc_entry(mc, sizeof(*mpc));
143}
144
145void mp_write_pci_intsrc(struct mp_config_table *mc, int irqtype,
146 int srcbus, int dev, int pin, int dstapic, int dstirq)
147{
148 u8 srcbusirq = (dev << 2) | (pin - 1);
149
150 mp_write_intsrc(mc, irqtype, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
151 srcbus, srcbusirq, dstapic, dstirq);
152}
153
154void mp_write_lintsrc(struct mp_config_table *mc, int irqtype, int irqflag,
155 int srcbus, int srcbusirq, int destapic, int destlint)
156{
157 struct mpc_config_lintsrc *mpc;
158
159 mpc = (struct mpc_config_lintsrc *)mp_next_mpc_entry(mc);
160 mpc->mpc_type = MP_LINTSRC;
161 mpc->mpc_irqtype = irqtype;
162 mpc->mpc_irqflag = irqflag;
163 mpc->mpc_srcbusid = srcbus;
164 mpc->mpc_srcbusirq = srcbusirq;
165 mpc->mpc_destapic = destapic;
166 mpc->mpc_destlint = destlint;
167 mp_add_mpc_entry(mc, sizeof(*mpc));
168}
169
170void mp_write_address_space(struct mp_config_table *mc,
171 int busid, int addr_type,
172 u32 addr_base_low, u32 addr_base_high,
173 u32 addr_length_low, u32 addr_length_high)
174{
175 struct mp_ext_system_address_space *mpe;
176
177 mpe = (struct mp_ext_system_address_space *)mp_next_mpe_entry(mc);
178 mpe->mpe_type = MPE_SYSTEM_ADDRESS_SPACE;
179 mpe->mpe_length = sizeof(*mpe);
180 mpe->mpe_busid = busid;
181 mpe->mpe_addr_type = addr_type;
182 mpe->mpe_addr_base_low = addr_base_low;
183 mpe->mpe_addr_base_high = addr_base_high;
184 mpe->mpe_addr_length_low = addr_length_low;
185 mpe->mpe_addr_length_high = addr_length_high;
186 mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
187}
188
189void mp_write_bus_hierarchy(struct mp_config_table *mc,
190 int busid, int bus_info, int parent_busid)
191{
192 struct mp_ext_bus_hierarchy *mpe;
193
194 mpe = (struct mp_ext_bus_hierarchy *)mp_next_mpe_entry(mc);
195 mpe->mpe_type = MPE_BUS_HIERARCHY;
196 mpe->mpe_length = sizeof(*mpe);
197 mpe->mpe_busid = busid;
198 mpe->mpe_bus_info = bus_info;
199 mpe->mpe_parent_busid = parent_busid;
200 mpe->reserved[0] = 0;
201 mpe->reserved[1] = 0;
202 mpe->reserved[2] = 0;
203 mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
204}
205
206void mp_write_compat_address_space(struct mp_config_table *mc, int busid,
207 int addr_modifier, u32 range_list)
208{
209 struct mp_ext_compat_address_space *mpe;
210
211 mpe = (struct mp_ext_compat_address_space *)mp_next_mpe_entry(mc);
212 mpe->mpe_type = MPE_COMPAT_ADDRESS_SPACE;
213 mpe->mpe_length = sizeof(*mpe);
214 mpe->mpe_busid = busid;
215 mpe->mpe_addr_modifier = addr_modifier;
216 mpe->mpe_range_list = range_list;
217 mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
218}
219
220u32 mptable_finalize(struct mp_config_table *mc)
221{
222 u32 end;
223
224 mc->mpe_checksum = table_compute_checksum((void *)mp_next_mpc_entry(mc),
225 mc->mpe_length);
226 mc->mpc_checksum = table_compute_checksum(mc, mc->mpc_length);
227 end = mp_next_mpe_entry(mc);
228
229 debug("Write the MP table at: %x - %x\n", (u32)mc, end);
230
231 return end;
232}
Bin Meng07545d82015-06-23 12:18:52 +0800233
234static void mptable_add_isa_interrupts(struct mp_config_table *mc, int bus_isa,
235 int apicid, int external_int2)
236{
237 int i;
238
239 mp_write_intsrc(mc, external_int2 ? MP_INT : MP_EXTINT,
240 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
241 bus_isa, 0, apicid, 0);
242 mp_write_intsrc(mc, MP_INT, MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
243 bus_isa, 1, apicid, 1);
244 mp_write_intsrc(mc, external_int2 ? MP_EXTINT : MP_INT,
245 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
246 bus_isa, 0, apicid, 2);
247
Bin Meng53832bb2015-07-22 01:21:10 -0700248 for (i = 3; i < 16; i++) {
249 /*
250 * Do not write ISA interrupt entry if it is already occupied
251 * by the platform devices.
252 */
253 if (isa_irq_occupied[i])
254 continue;
255
Bin Meng07545d82015-06-23 12:18:52 +0800256 mp_write_intsrc(mc, MP_INT,
257 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
258 bus_isa, i, apicid, i);
Bin Meng53832bb2015-07-22 01:21:10 -0700259 }
Bin Meng07545d82015-06-23 12:18:52 +0800260}
261
262/*
263 * Check duplicated I/O interrupt assignment table entry, to make sure
264 * there is only one entry with the given bus, device and interrupt pin.
265 */
266static bool check_dup_entry(struct mpc_config_intsrc *intsrc_base,
267 int entry_num, int bus, int device, int pin)
268{
269 struct mpc_config_intsrc *intsrc = intsrc_base;
270 int i;
271
272 for (i = 0; i < entry_num; i++) {
273 if (intsrc->mpc_srcbus == bus &&
274 intsrc->mpc_srcbusirq == ((device << 2) | (pin - 1)))
275 break;
276 intsrc++;
277 }
278
279 return (i == entry_num) ? false : true;
280}
281
Bin Mengabab9122015-07-22 01:21:09 -0700282/* TODO: move this to driver model */
283__weak int mp_determine_pci_dstirq(int bus, int dev, int func, int pirq)
284{
285 /* PIRQ[A-H] are connected to I/O APIC INTPIN#16-23 */
286 return pirq + 16;
287}
288
Bin Meng07545d82015-06-23 12:18:52 +0800289static int mptable_add_intsrc(struct mp_config_table *mc,
290 int bus_isa, int apicid)
291{
292 struct mpc_config_intsrc *intsrc_base;
293 int intsrc_entries = 0;
294 const void *blob = gd->fdt_blob;
295 int node;
296 int len, count;
297 const u32 *cell;
298 int i;
299
Bin Meng07545d82015-06-23 12:18:52 +0800300 /* Get I/O interrupt information from device tree */
301 node = fdtdec_next_compatible(blob, 0, COMPAT_INTEL_IRQ_ROUTER);
302 if (node < 0) {
303 debug("%s: Cannot find irq router node\n", __func__);
304 return -ENOENT;
305 }
306
307 cell = fdt_getprop(blob, node, "intel,pirq-routing", &len);
308 if (!cell)
309 return -ENOENT;
310
311 if ((len % sizeof(struct pirq_routing)) == 0)
312 count = len / sizeof(struct pirq_routing);
313 else
314 return -EINVAL;
315
316 intsrc_base = (struct mpc_config_intsrc *)mp_next_mpc_entry(mc);
317
318 for (i = 0; i < count; i++) {
319 struct pirq_routing pr;
Bin Mengabab9122015-07-22 01:21:09 -0700320 int bus, dev, func;
321 int dstirq;
Bin Meng07545d82015-06-23 12:18:52 +0800322
323 pr.bdf = fdt_addr_to_cpu(cell[0]);
324 pr.pin = fdt_addr_to_cpu(cell[1]);
325 pr.pirq = fdt_addr_to_cpu(cell[2]);
Bin Mengabab9122015-07-22 01:21:09 -0700326 bus = PCI_BUS(pr.bdf);
327 dev = PCI_DEV(pr.bdf);
328 func = PCI_FUNC(pr.bdf);
Bin Meng07545d82015-06-23 12:18:52 +0800329
330 if (check_dup_entry(intsrc_base, intsrc_entries,
Bin Mengabab9122015-07-22 01:21:09 -0700331 bus, dev, pr.pin)) {
Bin Meng07545d82015-06-23 12:18:52 +0800332 debug("found entry for bus %d device %d INT%c, skipping\n",
Bin Mengabab9122015-07-22 01:21:09 -0700333 bus, dev, 'A' + pr.pin - 1);
Bin Meng07545d82015-06-23 12:18:52 +0800334 cell += sizeof(struct pirq_routing) / sizeof(u32);
335 continue;
336 }
337
Bin Mengabab9122015-07-22 01:21:09 -0700338 dstirq = mp_determine_pci_dstirq(bus, dev, func, pr.pirq);
Bin Meng53832bb2015-07-22 01:21:10 -0700339 /*
340 * For PIRQ which is connected to I/O APIC interrupt pin#0-15,
341 * mark it as occupied so that we can skip it later.
342 */
343 if (dstirq < 16)
344 isa_irq_occupied[dstirq] = true;
Bin Mengabab9122015-07-22 01:21:09 -0700345 mp_write_pci_intsrc(mc, MP_INT, bus, dev, pr.pin,
346 apicid, dstirq);
Bin Meng07545d82015-06-23 12:18:52 +0800347 intsrc_entries++;
348 cell += sizeof(struct pirq_routing) / sizeof(u32);
349 }
350
Bin Meng53832bb2015-07-22 01:21:10 -0700351 /* Legacy Interrupts */
352 debug("Writing ISA IRQs\n");
353 mptable_add_isa_interrupts(mc, bus_isa, apicid, 0);
354
Bin Meng07545d82015-06-23 12:18:52 +0800355 return 0;
356}
357
358static void mptable_add_lintsrc(struct mp_config_table *mc, int bus_isa)
359{
360 mp_write_lintsrc(mc, MP_EXTINT,
361 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
362 bus_isa, 0, MP_APIC_ALL, 0);
363 mp_write_lintsrc(mc, MP_NMI,
364 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
365 bus_isa, 0, MP_APIC_ALL, 1);
366}
367
368u32 write_mp_table(u32 addr)
369{
370 struct mp_config_table *mc;
371 int ioapic_id, ioapic_ver;
372 int bus_isa = 0xff;
373 int ret;
374 u32 end;
375
376 /* 16 byte align the table address */
377 addr = ALIGN(addr, 16);
378
379 /* Write floating table */
380 mc = mp_write_floating_table((struct mp_floating_table *)addr);
381
382 /* Write configuration table header */
383 mp_config_table_init(mc);
384
385 /* Write processor entry */
386 mp_write_processor(mc);
387
388 /* Write bus entry */
389 mp_write_bus(mc, bus_isa, BUSTYPE_ISA);
390
391 /* Write I/O APIC entry */
392 ioapic_id = io_apic_read(IO_APIC_ID) >> 24;
393 ioapic_ver = io_apic_read(IO_APIC_VER) & 0xff;
394 mp_write_ioapic(mc, ioapic_id, ioapic_ver, IO_APIC_ADDR);
395
396 /* Write I/O interrupt assignment entry */
397 ret = mptable_add_intsrc(mc, bus_isa, ioapic_id);
398 if (ret)
399 debug("Failed to write I/O interrupt assignment table\n");
400
401 /* Write local interrupt assignment entry */
402 mptable_add_lintsrc(mc, bus_isa);
403
404 /* Finalize the MP table */
405 end = mptable_finalize(mc);
406
407 return end;
408}