blob: 1f41cf7699e0ac4dac768d677790251c9a518754 [file] [log] [blame]
wdenk7abf0c52004-04-18 21:45:42 +00001/*
2 * (C) Copyright 2003 Embedded Edge, LLC
3 * Dan Malek <dan@embeddededge.com>
4 * Copied from ADS85xx.
5 * Updates for Silicon Tx GP3 8560 board.
6 *
7 * (C) Copyright 2002,2003 Motorola,Inc.
8 * Xianghua Xiao <X.Xiao@motorola.com>
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29/* mpc8560ads board configuration file */
30/* please refer to doc/README.mpc85xx for more info */
31/* make sure you change the MAC address and other network params first,
32 * search for CONFIG_ETHADDR,CONFIG_SERVERIP,etc in this file
33 */
34
35#ifndef __CONFIG_H
36#define __CONFIG_H
37
38/* High Level Configuration Options */
39#define CONFIG_BOOKE 1 /* BOOKE */
40#define CONFIG_E500 1 /* BOOKE e500 family */
41#define CONFIG_MPC85xx 1 /* MPC8540/MPC8560 */
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050042#define CONFIG_CPM2 1 /* has CPM2 */
wdenk7abf0c52004-04-18 21:45:42 +000043#define CONFIG_STXGP3 1 /* Silicon Tx GPPP board specific*/
44
45#undef CONFIG_PCI /* pci ethernet support */
46#define CONFIG_TSEC_ENET /* tsec ethernet support*/
47#undef CONFIG_ETHER_ON_FCC /* cpm FCC ethernet support */
48#define CONFIG_ENV_OVERWRITE
49#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
50#undef CONFIG_DDR_ECC /* only for ECC DDR module */
wdenk7abf0c52004-04-18 21:45:42 +000051#define CONFIG_DDR_DLL /* possible DLL fix needed */
wdenk9aea9532004-08-01 23:02:45 +000052#define CONFIG_DDR_2T_TIMING /* Sets the 2T timing bit */
wdenk7abf0c52004-04-18 21:45:42 +000053
wdenk9aea9532004-08-01 23:02:45 +000054
55/* sysclk for MPC85xx
wdenk7abf0c52004-04-18 21:45:42 +000056 */
wdenk7abf0c52004-04-18 21:45:42 +000057
58#define CONFIG_SYS_CLK_FREQ 33333333 /* most pci cards are 33Mhz */
59
60/* Blinkin' LEDs for Robert :-)
61*/
62#define CONFIG_SHOW_ACTIVITY 1
63
wdenk9aea9532004-08-01 23:02:45 +000064/*
65 * These can be toggled for performance analysis, otherwise use default.
66 */
wdenk7abf0c52004-04-18 21:45:42 +000067#define CONFIG_L2_CACHE /* toggle L2 cache */
wdenk9aea9532004-08-01 23:02:45 +000068#define CONFIG_BTB /* toggle branch predition */
69#define CONFIG_ADDR_STREAMING /* toggle addr streaming */
wdenk7abf0c52004-04-18 21:45:42 +000070
wdenk9aea9532004-08-01 23:02:45 +000071#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
wdenk7abf0c52004-04-18 21:45:42 +000072
73#undef CFG_DRAM_TEST /* memory test, takes time */
74#define CFG_MEMTEST_START 0x00200000 /* memtest region */
75#define CFG_MEMTEST_END 0x00400000
76
wdenk7abf0c52004-04-18 21:45:42 +000077
78/* Localbus SDRAM is an option, not all boards have it.
wdenk9aea9532004-08-01 23:02:45 +000079 * This address, however, is used to configure a 256M local bus
80 * window that includes the Config latch below.
81 */
82#define CFG_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
83#define CFG_LBC_SDRAM_SIZE 256 /* LBC SDRAM is 64MB */
wdenk7abf0c52004-04-18 21:45:42 +000084
wdenk7abf0c52004-04-18 21:45:42 +000085#define CFG_FLASH_BASE 0xff000000 /* start of FLASH 16M */
86#define CFG_BR0_PRELIM 0xff001801 /* port size 32bit */
wdenk7abf0c52004-04-18 21:45:42 +000087
88#define CFG_OR0_PRELIM 0xff000ff7 /* 16 MB Flash */
89#define CFG_MAX_FLASH_BANKS 1 /* number of banks */
90#define CFG_MAX_FLASH_SECT 136 /* sectors per device */
91#undef CFG_FLASH_CHECKSUM
92#define CFG_FLASH_ERASE_TOUT 60000 /* Timeout for Flash Erase (in ms) */
93#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
94
95/* The configuration latch is Chip Select 1.
wdenk9aea9532004-08-01 23:02:45 +000096 * It's an 8-bit latch in the lower 8 bits of the word.
wdenk7abf0c52004-04-18 21:45:42 +000097 */
98#define CFG_BR1_PRELIM 0xfc001801 /* 32-bit port */
99#define CFG_OR1_PRELIM 0xffff0ff7 /* 64K is enough */
100#define CFG_LBC_LCLDEVS_BASE 0xfc000000 /* Base of localbus devices */
101
102#define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */
103
104#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
105#define CFG_RAMBOOT
106#else
107#undef CFG_RAMBOOT
108#endif
109
110#ifdef CFG_RAMBOOT
111#define CFG_CCSRBAR_DEFAULT 0x40000000 /* CCSRBAR by BDI cfg */
112#else
113#define CFG_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */
114#endif
115#define CFG_CCSRBAR 0xfdf00000 /* relocated CCSRBAR */
116#define CFG_IMMR CFG_CCSRBAR /* PQII uses CFG_IMMR */
117
118
wdenk9aea9532004-08-01 23:02:45 +0000119/*
120 * DDR Setup
121 */
wdenk7abf0c52004-04-18 21:45:42 +0000122
wdenk9aea9532004-08-01 23:02:45 +0000123/*
124 * Base addresses -- Note these are effective addresses where the
125 * actual resources get mapped (not physical addresses)
126 */
127#define CFG_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory */
128#define CFG_SDRAM_BASE CFG_DDR_SDRAM_BASE
129
130#define SPD_EEPROM_ADDRESS 0x54 /* DDR DIMM */
wdenk7abf0c52004-04-18 21:45:42 +0000131
132#undef CONFIG_CLOCKS_IN_MHZ
133
134/* local bus definitions */
135#define CFG_BR2_PRELIM 0xf8001861 /* 64MB localbus SDRAM */
136#define CFG_OR2_PRELIM 0xfc006901
137#define CFG_LBC_LCRR 0x00030004 /* local bus freq */
138#define CFG_LBC_LBCR 0x00000000
139#define CFG_LBC_LSRT 0x20000000
140#define CFG_LBC_MRTPR 0x20000000
141#define CFG_LBC_LSDMR_1 0x2861b723
142#define CFG_LBC_LSDMR_2 0x0861b723
143#define CFG_LBC_LSDMR_3 0x0861b723
144#define CFG_LBC_LSDMR_4 0x1861b723
145#define CFG_LBC_LSDMR_5 0x4061b723
146
147#define CONFIG_L1_INIT_RAM
148#define CFG_INIT_RAM_LOCK 1
149#define CFG_INIT_RAM_ADDR 0x60000000 /* Initial RAM address */
150#define CFG_INIT_RAM_END 0x4000 /* End of used area in RAM */
151
152#define CFG_GBL_DATA_SIZE 128 /* num bytes initial data */
153#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
154#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
155
156#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
157#define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
158
159/* Serial Port */
160#define CONFIG_CONS_ON_SCC /* define if console on SCC */
161#undef CONFIG_CONS_NONE /* define if console on something else */
162#define CONFIG_CONS_INDEX 2 /* which serial channel for console */
163
164#define CONFIG_BAUDRATE 38400
165
166#define CFG_BAUDRATE_TABLE \
167 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
168
169/* Use the HUSH parser */
170#define CFG_HUSH_PARSER
171#ifdef CFG_HUSH_PARSER
172#define CFG_PROMPT_HUSH_PS2 "> "
173#endif
174
Jon Loeliger20476722006-10-20 15:50:15 -0500175/*
176 * I2C
177 */
178#define CONFIG_FSL_I2C /* Use FSL common I2C driver */
179#define CONFIG_HARD_I2C /* I2C with hardware support*/
wdenk7abf0c52004-04-18 21:45:42 +0000180#undef CONFIG_SOFT_I2C /* I2C bit-banged */
181#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
182#define CFG_I2C_SLAVE 0x7F
183#if 0
184#define CFG_I2C_NOPROBES {0x00} /* Don't probe these addrs */
185#else
186/* I did the 'if 0' so we could keep the syntax above if ever needed. */
187#undef CFG_I2C_NOPROBES
188#endif
Jon Loeliger20476722006-10-20 15:50:15 -0500189#define CFG_I2C_OFFSET 0x3000
wdenk7abf0c52004-04-18 21:45:42 +0000190
wdenk9aea9532004-08-01 23:02:45 +0000191/* RapdIO Map configuration, mapped 1:1.
192*/
193#define CFG_RIO_MEM_BASE 0xc0000000
194#define CFG_RIO_MEM_PHYS CFG_RIO_MEM_BASE
195#define CFG_RIO_MEM_SIZE 0x200000000 /* 512 M */
196
197/* Standard 8560 PCI addressing, mapped 1:1.
198*/
199#define CFG_PCI1_MEM_BASE 0x80000000
200#define CFG_PCI1_MEM_PHYS CFG_PCI1_MEM_BASE
201#define CFG_PCI1_MEM_SIZE 0x20000000 /* 512M */
202#define CFG_PCI1_IO_BASE 0xe2000000
203#define CFG_PCI1_IO_PHYS CFG_PCI1_IO_BASE
204#define CFG_PCI1_IO_SIZE 0x01000000 /* 16 M */
wdenk7abf0c52004-04-18 21:45:42 +0000205
206#if defined(CONFIG_PCI) /* PCI Ethernet card */
wdenk9aea9532004-08-01 23:02:45 +0000207
wdenk7abf0c52004-04-18 21:45:42 +0000208#define CONFIG_NET_MULTI
wdenk7abf0c52004-04-18 21:45:42 +0000209#define CONFIG_PCI_PNP /* do pci plug-and-play */
wdenk9aea9532004-08-01 23:02:45 +0000210
211#undef CONFIG_EEPRO100
212#undef CONFIG_TULIP
213
214#if !defined(CONFIG_PCI_PNP)
wdenk7abf0c52004-04-18 21:45:42 +0000215 #define PCI_ENET0_IOADDR 0xe0000000
216 #define PCI_ENET0_MEMADDR 0xe0000000
217 #define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */
wdenk7abf0c52004-04-18 21:45:42 +0000218#endif
wdenk9aea9532004-08-01 23:02:45 +0000219
220#undef CONFIG_PCI_SCAN_SHOW
221#define CFG_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
222
223#endif /* CONFIG_PCI */
224
225#if defined(CONFIG_TSEC_ENET)
226
227#ifndef CONFIG_NET_MULTI
wdenk7abf0c52004-04-18 21:45:42 +0000228#define CONFIG_NET_MULTI 1
wdenk9aea9532004-08-01 23:02:45 +0000229#endif
230
wdenk7abf0c52004-04-18 21:45:42 +0000231#define CONFIG_MII 1 /* MII PHY management */
wdenk9aea9532004-08-01 23:02:45 +0000232
Kim Phillips255a35772007-05-16 16:52:19 -0500233#define CONFIG_TSEC1 1
234#define CONFIG_TSEC1_NAME "TSEC0"
235#define CONFIG_TSEC2 1
236#define CONFIG_TSEC2_NAME "TSEC1"
wdenk9aea9532004-08-01 23:02:45 +0000237#undef CONFIG_MPS85XX_FEC
238
239#define TSEC1_PHY_ADDR 2
240#define TSEC2_PHY_ADDR 4
241#define TSEC1_PHYIDX 0
242#define TSEC2_PHYIDX 0
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500243#define CONFIG_ETHPRIME "TSEC0"
wdenk9aea9532004-08-01 23:02:45 +0000244
wdenk7abf0c52004-04-18 21:45:42 +0000245#elif defined(CONFIG_ETHER_ON_FCC) /* CPM FCC Ethernet */
wdenk9aea9532004-08-01 23:02:45 +0000246
wdenk7abf0c52004-04-18 21:45:42 +0000247#define CONFIG_ETHER_ON_FCC2 /* define if ether on FCC */
248#undef CONFIG_ETHER_NONE /* define if ether on something else */
249#define CONFIG_ETHER_INDEX 2 /* which channel for ether */
wdenk9aea9532004-08-01 23:02:45 +0000250
251#if (CONFIG_ETHER_INDEX == 2)
wdenk7abf0c52004-04-18 21:45:42 +0000252 /*
253 * - Rx-CLK is CLK13
254 * - Tx-CLK is CLK14
255 * - Select bus for bd/buffers
256 * - Full duplex
257 */
258 #define CFG_CMXFCR_MASK (CMXFCR_FC2 | CMXFCR_RF2CS_MSK | CMXFCR_TF2CS_MSK)
259 #define CFG_CMXFCR_VALUE (CMXFCR_RF2CS_CLK13 | CMXFCR_TF2CS_CLK14)
260 #define CFG_CPMFCR_RAMTYPE 0
261#if 0
262 #define CFG_FCC_PSMR (FCC_PSMR_FDE)
263#else
264 #define CFG_FCC_PSMR 0
265#endif
266 #define FETH2_RST 0x01
wdenk9aea9532004-08-01 23:02:45 +0000267#elif (CONFIG_ETHER_INDEX == 3)
wdenk7abf0c52004-04-18 21:45:42 +0000268 /* need more definitions here for FE3 */
269 #define FETH3_RST 0x80
wdenk9aea9532004-08-01 23:02:45 +0000270#endif /* CONFIG_ETHER_INDEX */
271
272/* MDIO is done through the TSEC0 control.
273*/
wdenk7abf0c52004-04-18 21:45:42 +0000274#define CONFIG_MII /* MII PHY management */
275#undef CONFIG_BITBANGMII /* bit-bang MII PHY management */
wdenk7abf0c52004-04-18 21:45:42 +0000276
wdenk7abf0c52004-04-18 21:45:42 +0000277#endif
278
279/* Environment */
280/* We use the top boot sector flash, so we have some 16K sectors for env
wdenk7abf0c52004-04-18 21:45:42 +0000281 */
282#ifndef CFG_RAMBOOT
wdenk7abf0c52004-04-18 21:45:42 +0000283 #define CFG_ENV_IS_IN_FLASH 1
284 #define CFG_ENV_ADDR (CFG_MONITOR_BASE + 0x60000)
285 #define CFG_ENV_SECT_SIZE 0x4000 /* 16K (one top sector) for env */
wdenk7abf0c52004-04-18 21:45:42 +0000286 #define CFG_ENV_SIZE 0x2000
287#else
wdenk9aea9532004-08-01 23:02:45 +0000288 #define CFG_NO_FLASH 1 /* Flash is not usable now */
289 #define CFG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */
290 #define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000)
291 #define CFG_ENV_SIZE 0x2000
wdenk7abf0c52004-04-18 21:45:42 +0000292#endif
293
294#define CONFIG_BOOTARGS "root=/dev/nfs rw ip=any console=ttyS1,38400"
wdenk9aea9532004-08-01 23:02:45 +0000295#define CONFIG_BOOTCOMMAND "bootm 0xff000000 0xff100000"
wdenk7abf0c52004-04-18 21:45:42 +0000296#define CONFIG_BOOTDELAY 3 /* -1 disable autoboot */
297
298#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
299#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
300
Jon Loeliger2835e512007-06-13 13:22:08 -0500301/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500302 * BOOTP options
303 */
304#define CONFIG_BOOTP_BOOTFILESIZE
305#define CONFIG_BOOTP_BOOTPATH
306#define CONFIG_BOOTP_GATEWAY
307#define CONFIG_BOOTP_HOSTNAME
308
309
310/*
Jon Loeliger2835e512007-06-13 13:22:08 -0500311 * Command line configuration.
312 */
313#include <config_cmd_default.h>
314
315#define CONFIG_CMD_PING
316#define CONFIG_CMD_I2C
317
wdenk9aea9532004-08-01 23:02:45 +0000318#if defined(CFG_RAMBOOT)
Jon Loeliger2835e512007-06-13 13:22:08 -0500319 #undef CONFIG_CMD_ENV
320 #undef CONFIG_CMD_LOADS
wdenk7abf0c52004-04-18 21:45:42 +0000321#else
Jon Loeliger2835e512007-06-13 13:22:08 -0500322 #define CONFIG_CMD_ELF
wdenk7abf0c52004-04-18 21:45:42 +0000323#endif
Jon Loeliger2835e512007-06-13 13:22:08 -0500324
325#if defined(CONFIG_PCI)
326 #define CONFIG_CMD_PCI
327#endif
328
329#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_ETHER_ON_FCC)
330 #define CONFIG_CMD_MII
331#endif
332
wdenk7abf0c52004-04-18 21:45:42 +0000333
334#undef CONFIG_WATCHDOG /* watchdog disabled */
335
336/*
337 * Miscellaneous configurable options
338 */
339#define CFG_LONGHELP /* undef to save memory */
340#define CFG_PROMPT "GPPP=> " /* Monitor Command Prompt */
Jon Loeliger2835e512007-06-13 13:22:08 -0500341#if defined(CONFIG_CMD_KGDB)
wdenk7abf0c52004-04-18 21:45:42 +0000342#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
343#else
344#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
345#endif
346#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
347#define CFG_MAXARGS 16 /* max number of command args */
348#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
349#define CFG_LOAD_ADDR 0x1000000 /* default load address */
350#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
351
352/*
353 * For booting Linux, the board info and command line data
354 * have to be in the first 8 MB of memory, since this is
355 * the maximum mapped by the Linux kernel during initialization.
356 */
357#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
358
359/* Cache Configuration */
360#define CFG_DCACHE_SIZE 32768
361#define CFG_CACHELINE_SIZE 32
Jon Loeliger2835e512007-06-13 13:22:08 -0500362#if defined(CONFIG_CMD_KGDB)
wdenk7abf0c52004-04-18 21:45:42 +0000363#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
364#endif
365
366/*
367 * Internal Definitions
368 *
369 * Boot Flags
370 */
371#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
372#define BOOTFLAG_WARM 0x02 /* Software reboot */
373
Jon Loeliger2835e512007-06-13 13:22:08 -0500374#if defined(CONFIG_CMD_KGDB)
wdenk7abf0c52004-04-18 21:45:42 +0000375#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
376#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
377#endif
378
379/*Note: change below for your network setting!!! */
380#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_ETHER_ON_FCC)
wdenke2ffd592004-12-31 09:32:47 +0000381#define CONFIG_ETHADDR 00:e0:0c:07:9b:8a
382#define CONFIG_HAS_ETH1
wdenk9aea9532004-08-01 23:02:45 +0000383#define CONFIG_ETH1ADDR 00:e0:0c:07:9b:8b
wdenke2ffd592004-12-31 09:32:47 +0000384#define CONFIG_HAS_ETH2
wdenk9aea9532004-08-01 23:02:45 +0000385#define CONFIG_ETH2ADDR 00:e0:0c:07:9b:8c
wdenk7abf0c52004-04-18 21:45:42 +0000386#endif
387
388#define CONFIG_SERVERIP 192.168.85.1
389#define CONFIG_IPADDR 192.168.85.60
390#define CONFIG_GATEWAYIP 192.168.85.1
391#define CONFIG_NETMASK 255.255.255.0
392#define CONFIG_HOSTNAME STX_GP3
393#define CONFIG_ROOTPATH /gppproot
394#define CONFIG_BOOTFILE uImage
wdenk9aea9532004-08-01 23:02:45 +0000395#define CONFIG_LOADADDR 0x1000000
wdenk7abf0c52004-04-18 21:45:42 +0000396
397#endif /* __CONFIG_H */