blob: eefdccf9922786a35e0c34030eae437d155af852 [file] [log] [blame]
Peng Fan0d331c02019-03-05 02:32:49 +00001// SPDX-License-Identifier: GPL-2.0+
2/*
Gaurav Jain0b9c4442022-03-24 11:50:32 +05303 * Copyright 2018, 2021 NXP
Peng Fan0d331c02019-03-05 02:32:49 +00004 */
5
Oliver Graute4aa73882022-11-04 16:03:40 +01006#include "imx8qm-u-boot.dtsi"
7
Peng Fan84abc8d2019-09-02 16:04:11 +08008&{/imx8qm-pm} {
9
10 u-boot,dm-spl;
11};
12
Peng Fan0d331c02019-03-05 02:32:49 +000013&mu {
14 u-boot,dm-spl;
15};
16
17&clk {
18 u-boot,dm-spl;
19};
20
21&iomuxc {
22 u-boot,dm-spl;
23};
24
25&pd_lsio {
26 u-boot,dm-spl;
27};
28
29&pd_lsio_gpio0 {
30 u-boot,dm-spl;
31};
32
33&pd_lsio_gpio1 {
34 u-boot,dm-spl;
35};
36
37&pd_lsio_gpio2 {
38 u-boot,dm-spl;
39};
40
41&pd_lsio_gpio3 {
42 u-boot,dm-spl;
43};
44
45&pd_lsio_gpio4 {
46 u-boot,dm-spl;
47};
48
49&pd_lsio_gpio5 {
50 u-boot,dm-spl;
51};
52
53&pd_lsio_gpio6 {
54 u-boot,dm-spl;
55};
56
57&pd_lsio_gpio7 {
58 u-boot,dm-spl;
59};
60
61&pd_conn {
62 u-boot,dm-spl;
63};
64
65&pd_conn_sdch0 {
66 u-boot,dm-spl;
67};
68
69&pd_conn_sdch1 {
70 u-boot,dm-spl;
71};
72
73&pd_conn_sdch2 {
74 u-boot,dm-spl;
75};
76
Peng Fan2634ba52019-09-02 10:20:14 +000077&pd_dma {
78 u-boot,dm-spl;
79};
80
81&pd_dma_lpuart0 {
82 u-boot,dm-spl;
83};
84
Gaurav Jain0b9c4442022-03-24 11:50:32 +053085&pd_caam {
86 u-boot,dm-spl;
87};
88
89&pd_caam_jr1 {
90 u-boot,dm-spl;
91};
92
93&pd_caam_jr2 {
94 u-boot,dm-spl;
95};
96
97&pd_caam_jr3 {
98 u-boot,dm-spl;
99};
100
Peng Fan0d331c02019-03-05 02:32:49 +0000101&gpio0 {
102 u-boot,dm-spl;
103};
104
105&gpio1 {
106 u-boot,dm-spl;
107};
108
109&gpio2 {
110 u-boot,dm-spl;
111};
112
113&gpio3 {
114 u-boot,dm-spl;
115};
116
117&gpio4 {
118 u-boot,dm-spl;
119};
120
121&gpio5 {
122 u-boot,dm-spl;
123};
124
125&gpio6 {
126 u-boot,dm-spl;
127};
128
129&gpio7 {
130 u-boot,dm-spl;
131};
132
133&lpuart0 {
134 u-boot,dm-spl;
135};
136
137&usdhc1 {
138 u-boot,dm-spl;
Andrey Zhizhikin50b1a692020-12-05 17:29:18 +0000139 mmc-hs400-1_8v;
Peng Fan0d331c02019-03-05 02:32:49 +0000140};
141
142&usdhc2 {
143 u-boot,dm-spl;
Andrey Zhizhikin50b1a692020-12-05 17:29:18 +0000144 sd-uhs-sdr104;
145 sd-uhs-ddr50;
Peng Fan0d331c02019-03-05 02:32:49 +0000146};
Gaurav Jain0b9c4442022-03-24 11:50:32 +0530147
148&crypto {
149 u-boot,dm-spl;
150};
151
152&sec_jr1 {
153 u-boot,dm-spl;
154};
155
156&sec_jr2 {
157 u-boot,dm-spl;
158};
159
160&sec_jr3 {
161 u-boot,dm-spl;
162};