blob: db3d8379203b254422f9b8f253708ec19ebffa92 [file] [log] [blame]
Tom Warren999c6ba2014-01-24 12:46:13 -07001/*
2 * (C) Copyright 2013
3 * NVIDIA Corporation <www.nvidia.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef _TEGRA124_H_
9#define _TEGRA124_H_
10
Tom Warren999c6ba2014-01-24 12:46:13 -070011#define NV_PA_SDRAM_BASE 0x80000000
12#define NV_PA_TSC_BASE 0x700F0000 /* System Counter TSC regs */
13#define NV_PA_MC_BASE 0x70019000 /* Mem Ctlr regs (MCB, etc.) */
14#define NV_PA_AHB_BASE 0x6000C000 /* System regs (AHB, etc.) */
15
16#include <asm/arch-tegra/tegra.h>
17
18#define BCT_ODMDATA_OFFSET 1704 /* offset to ODMDATA word */
19
20#undef NVBOOTINFOTABLE_BCTSIZE
21#undef NVBOOTINFOTABLE_BCTPTR
22#define NVBOOTINFOTABLE_BCTSIZE 0x48 /* BCT size in BIT in IRAM */
23#define NVBOOTINFOTABLE_BCTPTR 0x4C /* BCT pointer in BIT in IRAM */
24
25#define MAX_NUM_CPU 4
26#define MCB_EMEM_ARB_OVERRIDE (NV_PA_MC_BASE + 0xE8)
27
28#define TEGRA_USB1_BASE 0x7D000000
29
30#endif /* _TEGRA124_H_ */