blob: 7b9fdc4e7031356643a7b9316fd306a7ea231b68 [file] [log] [blame]
wdenkdb2f721f2003-03-06 00:58:30 +00001/*
2 * (C) Copyright 2003
3 * EMK Elektronik GmbH <www.emk-elektronik.de>
4 * Reinhard Meyer <r.meyer@emk-elektronik.de>
5 *
6 * Configuation settings for the TOP860 board.
7 *
8 * -----------------------------------------------------------------
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27/*
wdenk945af8d2003-07-16 21:53:01 +000028 * TOP860 is a simple module:
29 * 16-bit wide FLASH on CS0 (2MB or more)
30 * 32-bit wide DRAM on CS2 (either 4MB or 16MB)
31 * FEC with Am79C874 100-Base-T and Fiber Optic
32 * Ports available, but we choose SMC1 for Console
wdenkdb2f721f2003-03-06 00:58:30 +000033 * 8k I2C EEPROM at address 0xae, 6k user available, 2k factory set
wdenk945af8d2003-07-16 21:53:01 +000034 * 32768Hz crystal PLL set for 49.152MHz Core and 24.576MHz Bus Clock
35 *
36 * This config has been copied from MBX.h / MBX860T.h
wdenkdb2f721f2003-03-06 00:58:30 +000037 */
38/*
39 * board/config.h - configuration options, board specific
40 */
41
42#ifndef __CONFIG_H
43#define __CONFIG_H
44
45/*
46 * High Level Configuration Options
47 * (easy to change)
48 */
49
50/*-----------------------------------------------------------------------
51 * CPU and BOARD type
52 */
53#define CONFIG_MPC860 1 /* This is a MPC860 CPU */
54#define CONFIG_MPC860T 1 /* even better... an FEC! */
55#define CONFIG_TOP860 1 /* ...on a TOP860 module */
56#undef CONFIG_WATCHDOG /* watchdog disabled */
wdenk945af8d2003-07-16 21:53:01 +000057#define CONFIG_IDENT_STRING " EMK TOP860"
wdenkdb2f721f2003-03-06 00:58:30 +000058
59/*-----------------------------------------------------------------------
60 * CLOCK settings
61 */
wdenk945af8d2003-07-16 21:53:01 +000062#define CONFIG_SYSCLK 49152000
63#define CFG_XTAL 32768
64#define CONFIG_EBDF 1
65#define CONFIG_COM 3
66#define CONFIG_RTC_MPC8xx
67
wdenkdb2f721f2003-03-06 00:58:30 +000068/*-----------------------------------------------------------------------
69 * Physical memory map as defined by EMK
70 */
71#define CFG_IMMR 0xFFF00000 /* Internal Memory Mapped Register */
wdenk945af8d2003-07-16 21:53:01 +000072#define CFG_FLASH_BASE 0x80000000 /* FLASH in final mapping */
73#define CFG_DRAM_BASE 0x00000000 /* DRAM in final mapping */
74#define CFG_FLASH_MAX 0x00400000 /* max FLASH to expect */
75#define CFG_DRAM_MAX 0x01000000 /* max DRAM to expect */
76
wdenkdb2f721f2003-03-06 00:58:30 +000077/*-----------------------------------------------------------------------
78 * derived values
79 */
wdenk945af8d2003-07-16 21:53:01 +000080#define CFG_MF (CONFIG_SYSCLK/CFG_XTAL)
81#define CFG_CPUCLOCK CONFIG_SYSCLK
82#define CFG_BRGCLOCK CONFIG_SYSCLK
83#define CFG_BUSCLOCK (CONFIG_SYSCLK >> CONFIG_EBDF)
wdenkdb2f721f2003-03-06 00:58:30 +000084#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk945af8d2003-07-16 21:53:01 +000085#define CONFIG_8xx_GCLK_FREQ CONFIG_SYSCLK
86
wdenkdb2f721f2003-03-06 00:58:30 +000087/*-----------------------------------------------------------------------
88 * FLASH organization
89 */
90#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
91#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
92
93#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
94#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenk945af8d2003-07-16 21:53:01 +000095
96#define CFG_FLASH_CFI
wdenkdb2f721f2003-03-06 00:58:30 +000097
98/*-----------------------------------------------------------------------
99 * Command interpreter
100 */
101#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
102#undef CONFIG_8xx_CONS_SMC2
103#define CONFIG_BAUDRATE 9600
wdenk945af8d2003-07-16 21:53:01 +0000104
wdenkdb2f721f2003-03-06 00:58:30 +0000105/*
106 * Allow partial commands to be matched to uniqueness.
107 */
108#define CFG_MATCH_PARTIAL_CMD
109
110/*
111 * List of available monitor commands. Use the system default list
112 * plus add some of the "non-standard" commands back in.
113 * See ./cmd_confdefs.h
114 */
115#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
116 CFG_CMD_ASKENV | \
117 CFG_CMD_DHCP | \
118 CFG_CMD_I2C | \
119 CFG_CMD_EEPROM | \
120 CFG_CMD_REGINFO | \
121 CFG_CMD_IMMAP | \
122 CFG_CMD_ELF | \
123 CFG_CMD_DATE | \
124 CFG_CMD_MII | \
125 CFG_CMD_BEDBUG \
126 )
127
wdenk945af8d2003-07-16 21:53:01 +0000128#define CONFIG_AUTOSCRIPT 1
129#define CFG_LOADS_BAUD_CHANGE 1
wdenkdb2f721f2003-03-06 00:58:30 +0000130#undef CONFIG_LOADS_ECHO /* NO echo on for serial download */
131
132/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
133#include <cmd_confdefs.h>
134
135#define CFG_LONGHELP /* undef to save memory */
136#define CFG_PROMPT "=> " /* Monitor Command Prompt */
wdenk945af8d2003-07-16 21:53:01 +0000137
wdenkdb2f721f2003-03-06 00:58:30 +0000138#undef CFG_HUSH_PARSER /* Hush parse for U-Boot */
wdenk945af8d2003-07-16 21:53:01 +0000139
wdenkdb2f721f2003-03-06 00:58:30 +0000140#ifdef CFG_HUSH_PARSER
141 #define CFG_PROMPT_HUSH_PS2 "> "
142#endif
wdenk945af8d2003-07-16 21:53:01 +0000143
wdenkdb2f721f2003-03-06 00:58:30 +0000144#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
145 #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
146#else
147 #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
148#endif
wdenk945af8d2003-07-16 21:53:01 +0000149
wdenkdb2f721f2003-03-06 00:58:30 +0000150#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
151#define CFG_MAXARGS 16 /* max number of command args */
152#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
153
154/*-----------------------------------------------------------------------
155 * Memory Test Command
156 */
157#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
158#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenk945af8d2003-07-16 21:53:01 +0000159
wdenkdb2f721f2003-03-06 00:58:30 +0000160/*-----------------------------------------------------------------------
161 * Environment handler
162 * only the first 6k in EEPROM are available for user. Of that we use 256b
163 */
wdenk945af8d2003-07-16 21:53:01 +0000164#define CONFIG_SOFT_I2C
wdenkdb2f721f2003-03-06 00:58:30 +0000165#define CFG_ENV_IS_IN_EEPROM 1 /* turn on EEPROM env feature */
166#define CFG_ENV_OFFSET 0x1000
wdenk945af8d2003-07-16 21:53:01 +0000167#define CFG_ENV_SIZE 0x0700
168#define CFG_I2C_EEPROM_ADDR 0x57
wdenkdb2f721f2003-03-06 00:58:30 +0000169#define CFG_FACT_OFFSET 0x1800
wdenk945af8d2003-07-16 21:53:01 +0000170#define CFG_FACT_SIZE 0x0800
171#define CFG_I2C_FACT_ADDR 0x57
172#define CFG_EEPROM_PAGE_WRITE_BITS 3
173#define CFG_I2C_EEPROM_ADDR_LEN 2
wdenkdb2f721f2003-03-06 00:58:30 +0000174#define CFG_EEPROM_SIZE 0x2000
175#define CFG_I2C_SPEED 100000
wdenk945af8d2003-07-16 21:53:01 +0000176#define CFG_I2C_SLAVE 0xFE
177#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 12
178#define CONFIG_ENV_OVERWRITE
179#define CONFIG_MISC_INIT_R
180
181#if defined (CONFIG_SOFT_I2C)
182#define SDA 0x00010
183#define SCL 0x00020
184#define DIR immr->im_cpm.cp_pbdir
185#define DAT immr->im_cpm.cp_pbdat
186#define PAR immr->im_cpm.cp_pbpar
187#define ODR immr->im_cpm.cp_pbodr
188#define I2C_INIT {PAR&=~(SDA|SCL);ODR&=~(SDA|SCL);DAT|=(SDA|SCL);DIR|=(SDA|SCL);}
189#define I2C_READ ((DAT&SDA)?1:0)
190#define I2C_SDA(x) {if(x)DAT|=SDA;else DAT&=~SDA;}
191#define I2C_SCL(x) {if(x)DAT|=SCL;else DAT&=~SCL;}
192#define I2C_DELAY {udelay(5);}
193#define I2C_ACTIVE {DIR|=SDA;}
194#define I2C_TRISTATE {DIR&=~SDA;}
wdenkdb2f721f2003-03-06 00:58:30 +0000195#endif
196
197#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
198
199/*-----------------------------------------------------------------------
200 * defines we need to get FEC running
wdenk945af8d2003-07-16 21:53:01 +0000201 */
wdenkdb2f721f2003-03-06 00:58:30 +0000202#define CONFIG_NET_MULTI 1 /* the only way to get the FEC in */
203#define CONFIG_FEC_ENET 1 /* Ethernet only via FEC */
wdenk945af8d2003-07-16 21:53:01 +0000204#define FEC_ENET 1 /* eth.c needs it that way... */
wdenkdb2f721f2003-03-06 00:58:30 +0000205#define CFG_DISCOVER_PHY 1
206#define CONFIG_MII 1
207#define CONFIG_PHY_ADDR 31
wdenk945af8d2003-07-16 21:53:01 +0000208
wdenkdb2f721f2003-03-06 00:58:30 +0000209/*-----------------------------------------------------------------------
210 * adresses
wdenk945af8d2003-07-16 21:53:01 +0000211 */
wdenkdb2f721f2003-03-06 00:58:30 +0000212#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
213#define CFG_MONITOR_BASE TEXT_BASE
214#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenk945af8d2003-07-16 21:53:01 +0000215
wdenkdb2f721f2003-03-06 00:58:30 +0000216/*-----------------------------------------------------------------------
217 * Start addresses for the final memory configuration
218 * (Set up by the startup code)
219 * Please note that CFG_SDRAM_BASE _must_ start at 0
220 */
221#define CFG_SDRAM_BASE 0x00000000
222#define CFG_FLASH_BASE 0x80000000
wdenk945af8d2003-07-16 21:53:01 +0000223
wdenkdb2f721f2003-03-06 00:58:30 +0000224/*-----------------------------------------------------------------------
225 * Definitions for initial stack pointer and data area (in DPRAM)
226 */
227#define CFG_INIT_RAM_ADDR CFG_IMMR
228#define CFG_INIT_RAM_END 0x2f00 /* End of used area in DPRAM */
229#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
230#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
231#define CFG_INIT_VPD_SIZE 256 /* size in bytes reserved for vpd buffer */
232#define CFG_INIT_VPD_OFFSET (CFG_GBL_DATA_OFFSET - CFG_INIT_VPD_SIZE)
233#define CFG_INIT_SP_OFFSET (CFG_INIT_VPD_OFFSET-8)
234
235/*-----------------------------------------------------------------------
236 * Cache Configuration
237 */
238#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
239#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
240#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
241#endif
242
243/* Interrupt level assignments.
244*/
245#define FEC_INTERRUPT SIU_LEVEL1 /* FEC interrupt */
246
247/*
248 * Internal Definitions
249 *
250 * Boot Flags
251 */
252#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
253#define BOOTFLAG_WARM 0x02 /* Software reboot */
254
255/*-----------------------------------------------------------------------
256 * Debug Enable Register
257 *-----------------------------------------------------------------------
258 *
259 */
260#define CFG_DER 0 /* used in start.S */
261
262/*-----------------------------------------------------------------------
263 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
264 *-----------------------------------------------------------------------
wdenk945af8d2003-07-16 21:53:01 +0000265 * set up PLPRCR (PLL, Low-Power, and Reset Control Register)
266 * 12 MF calculated Multiplication factor
267 * 4 0 0000
268 * 1 SPLSS 0 System PLL lock status sticky
269 * 1 TEXPS 1 Timer expired status
270 * 1 0 0
271 * 1 TMIST 0 Timers interrupt status
272 * 1 0 0
273 * 1 CSRC 0 Clock source (0=DFNH, 1=DFNL)
274 * 2 LPM 00 Low-power modes
275 * 1 CSR 0 Checkstop reset enable
276 * 1 LOLRE 0 Loss-of-lock reset enable
277 * 1 FIOPD 0 Force I/O pull down
wdenk42d1f032003-10-15 23:53:47 +0000278 * 5 0 00000
wdenkdb2f721f2003-03-06 00:58:30 +0000279 */
280#define CFG_PLPRCR (PLPRCR_TEXPS | ((CFG_MF-1)<<20))
wdenk945af8d2003-07-16 21:53:01 +0000281
wdenkdb2f721f2003-03-06 00:58:30 +0000282/*-----------------------------------------------------------------------
283 * SYPCR - System Protection Control 11-9
284 * SYPCR can only be written once after reset!
285 *-----------------------------------------------------------------------
wdenk945af8d2003-07-16 21:53:01 +0000286 * set up SYPCR:
287 * 16 SWTC 0xffff Software watchdog timer count
288 * 8 BMT 0xff Bus monitor timing
289 * 1 BME 1 Bus monitor enable
290 * 3 0 000
291 * 1 SWF 1 Software watchdog freeze
292 * 1 SWE 0/1 Software watchdog enable
293 * 1 SWRI 0/1 Software watchdog reset/interrupt select (1=HRESET)
294 * 1 SWP 0/1 Software watchdog prescale (1=/2048)
wdenkdb2f721f2003-03-06 00:58:30 +0000295 */
296#if defined (CONFIG_WATCHDOG)
297 #define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
298 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
299#else
300 #define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF)
301#endif
302
303/*-----------------------------------------------------------------------
304 * SIUMCR - SIU Module Configuration 11-6
305 *-----------------------------------------------------------------------
wdenk945af8d2003-07-16 21:53:01 +0000306 * set up SIUMCR
307 * 1 EARB 0 External arbitration
308 * 3 EARP 000 External arbitration request priority
309 * 4 0 0000
310 * 1 DSHW 0 Data show cycles
311 * 2 DBGC 00 Debug pin configuration
312 * 2 DBPC 00 Debug port pins configuration
313 * 1 0 0
314 * 1 FRC 0 FRZ pin configuration
315 * 1 DLK 0 Debug register lock
316 * 1 OPAR 0 Odd parity
317 * 1 PNCS 0 Parity enable for non memory controller regions
318 * 1 DPC 0 Data parity pins configuration
319 * 1 MPRE 0 Multiprocessor reservation enable
320 * 2 MLRC 11 Multi level reservation control (00=IRQ4, 01=3State, 10=KR/RETRY, 11=SPKROUT)
321 * 1 AEME 0 Async external master enable
322 * 1 SEME 0 Sync external master enable
323 * 1 BSC 0 Byte strobe configuration
324 * 1 GB5E 0 GPL_B5 enable
wdenk42d1f032003-10-15 23:53:47 +0000325 * 1 B2DD 0 Bank 2 double drive
326 * 1 B3DD 0 Bank 3 double drive
wdenk945af8d2003-07-16 21:53:01 +0000327 * 4 0 0000
wdenkdb2f721f2003-03-06 00:58:30 +0000328 */
329#define CFG_SIUMCR (SIUMCR_MLRC11)
wdenk945af8d2003-07-16 21:53:01 +0000330
wdenkdb2f721f2003-03-06 00:58:30 +0000331/*-----------------------------------------------------------------------
332 * TBSCR - Time Base Status and Control 11-26
333 *-----------------------------------------------------------------------
334 * Clear Reference Interrupt Status, Timebase freezing enabled
335 */
336#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
337
338/*-----------------------------------------------------------------------
339 * PISCR - Periodic Interrupt Status and Control 11-31
340 *-----------------------------------------------------------------------
341 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
342 */
343#define CFG_PISCR (PISCR_PS | PISCR_PITF | PISCR_PTE)
344
345/*-----------------------------------------------------------------------
346 * SCCR - System Clock and reset Control Register 15-27
347 *-----------------------------------------------------------------------
wdenk945af8d2003-07-16 21:53:01 +0000348 * set up SCCR (System Clock and Reset Control Register)
349 * 1 0 0
350 * 2 COM 11 Clock output module (00=full, 01=half, 11=off)
351 * 3 0 000
352 * 1 TBS 1 Timebase source (0=OSCCLK, 1=GCLK2)
353 * 1 RTDIV 0 Real-time clock divide (0=/4, 1=/512)
354 * 1 RTSEL 0 Real-time clock select (0=OSCM, 1=EXTCLK)
355 * 1 CRQEN 0 CPM request enable
356 * 1 PRQEN 0 Power management request enable
357 * 2 0 00
358 * 2 EBDF xx External bus division factor
359 * 2 0 00
360 * 2 DFSYNC 00 Division factor for SYNCLK
361 * 2 DFBRG 00 Division factor for BRGCLK
362 * 3 DFNL 000 Division factor low frequency
363 * 3 DFNH 000 Division factor high frequency
364 * 5 0 00000
wdenkdb2f721f2003-03-06 00:58:30 +0000365 */
366#define SCCR_MASK 0
wdenk945af8d2003-07-16 21:53:01 +0000367#if CONFIG_EBDF
wdenkdb2f721f2003-03-06 00:58:30 +0000368 #define CFG_SCCR (SCCR_COM11 | SCCR_TBS | SCCR_EBDF01)
wdenk945af8d2003-07-16 21:53:01 +0000369#else
wdenkdb2f721f2003-03-06 00:58:30 +0000370 #define CFG_SCCR (SCCR_COM11 | SCCR_TBS)
wdenk945af8d2003-07-16 21:53:01 +0000371#endif
wdenkdb2f721f2003-03-06 00:58:30 +0000372
373/*-----------------------------------------------------------------------
374 * Chip Select 0 - FLASH
375 *-----------------------------------------------------------------------
376 * Preliminary Values
377 */
378/* FLASH timing: CSNT=1 ACS=10 BIH=1 SCY=4 SETA=0 TLRX=1 EHTR=1 */
379#define CFG_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV4 | OR_BI | OR_SCY_4_CLK | OR_TRLX | OR_EHTR)
380#define CFG_OR0_PRELIM (-CFG_FLASH_MAX | CFG_OR_TIMING_FLASH)
381#define CFG_BR0_PRELIM (CFG_FLASH_BASE | BR_PS_16 | BR_V )
wdenk945af8d2003-07-16 21:53:01 +0000382
wdenkdb2f721f2003-03-06 00:58:30 +0000383/*-----------------------------------------------------------------------
384 * misc
385 *-----------------------------------------------------------------------
386 *
387 */
388/*
389 * Set the autoboot delay in seconds. A delay of -1 disables autoboot
390 */
391#define CONFIG_BOOTDELAY 5
392
393/*
394 * Pass the clock frequency to the Linux kernel in units of MHz
395 */
396#define CONFIG_CLOCKS_IN_MHZ
397
398#define CONFIG_PREBOOT \
399 "echo;echo"
400
401#undef CONFIG_BOOTARGS
402#define CONFIG_BOOTCOMMAND \
403 "bootp;" \
404 "setenv bootargs root=/dev/nfs rw nfsroot=$(serverip):$(rootpath) " \
405 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off; " \
406 "bootm"
407
408/*
409 * BOOTP options
410 */
wdenk945af8d2003-07-16 21:53:01 +0000411#undef CONFIG_BOOTP_MASK
wdenkdb2f721f2003-03-06 00:58:30 +0000412#define CONFIG_BOOTP_MASK ( CONFIG_BOOTP_DEFAULT | \
413 CONFIG_BOOTP_BOOTFILESIZE \
wdenk945af8d2003-07-16 21:53:01 +0000414 )
wdenk42d1f032003-10-15 23:53:47 +0000415
wdenkdb2f721f2003-03-06 00:58:30 +0000416
417/*
418 * Set default IP stuff just to get bootstrap entries into the
419 * environment so that we can autoscript the full default environment.
420 */
421#define CONFIG_ETHADDR 9a:52:63:15:85:25
422#define CONFIG_SERVERIP 10.0.4.200
423#define CONFIG_IPADDR 10.0.4.111
wdenk945af8d2003-07-16 21:53:01 +0000424
wdenkdb2f721f2003-03-06 00:58:30 +0000425/*-----------------------------------------------------------------------
426 * Defaults for Autoscript
427 */
428#define CFG_LOAD_ADDR 0x00100000 /* default load address */
429#define CFG_TFTP_LOADADDR 0x00100000
wdenk945af8d2003-07-16 21:53:01 +0000430
wdenkdb2f721f2003-03-06 00:58:30 +0000431/*
432 * For booting Linux, the board info and command line data
433 * have to be in the first 8 MB of memory, since this is
434 * the maximum mapped by the Linux kernel during initialization.
435 */
436#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
437
wdenk945af8d2003-07-16 21:53:01 +0000438
wdenkdb2f721f2003-03-06 00:58:30 +0000439#endif /* __CONFIG_H */