Blame - configs/nyan-big_defconfig - github/trini/u-boot

blob: b1f9993d5d8092f3148d54d01c7d9ea82a173657 [file] [log] [blame]

Masahiro Yamada	252ed87	2015-03-12 13:24:39 +0900	[diff] [blame]	1	CONFIG_ARM=y
				2	CONFIG_TEGRA=y
				3	CONFIG_TEGRA124=y
				4	CONFIG_TARGET_NYAN_BIG=y
Allen Martin	a6c7b46	2014-12-04 06:36:30 -0700	[diff] [blame]	5	CONFIG_DEFAULT_DEVICE_TREE="tegra124-nyan-big"
Simon Glass	73223f0	2016-02-22 22:55:43 -0700	[diff] [blame]	6	CONFIG_FIT=y
				7	CONFIG_FIT_BEST_MATCH=y
				8	CONFIG_OF_SYSTEM_SETUP=y
Tom Rini	adad96e	2016-04-21 21:37:19 -0400	[diff] [blame]	9	CONFIG_HUSH_PARSER=y
Bin Meng	80df691	2015-09-28 05:14:15 -0700	[diff] [blame]	10	CONFIG_SYS_PROMPT="Tegra124 (Nyan-big) # "
Tom Rini	89cb2b5	2016-04-24 17:29:26 -0400	[diff] [blame]	11	CONFIG_CMD_BOOTZ=y
Joe Hershberger	ef0f2f5	2015-06-22 16:15:30 -0500	[diff] [blame]	12	# CONFIG_CMD_IMI is not set
				13	# CONFIG_CMD_IMLS is not set
				14	# CONFIG_CMD_FLASH is not set
Tom Rini	89cb2b5	2016-04-24 17:29:26 -0400	[diff] [blame]	15	CONFIG_CMD_MMC=y
Tom Rini	78d1e1d	2016-04-22 16:41:25 -0400	[diff] [blame]	16	CONFIG_CMD_SF=y
				17	CONFIG_CMD_SPI=y
				18	CONFIG_CMD_I2C=y
				19	CONFIG_CMD_USB=y
Tom Rini	89cb2b5	2016-04-24 17:29:26 -0400	[diff] [blame]	20	CONFIG_CMD_DFU=y
				21	CONFIG_CMD_USB_MASS_STORAGE=y
Joe Hershberger	ef0f2f5	2015-06-22 16:15:30 -0500	[diff] [blame]	22	# CONFIG_CMD_FPGA is not set
Thomas Chou	e4aa8ed	2015-11-11 21:39:33 +0800	[diff] [blame]	23	CONFIG_CMD_GPIO=y
Joe Hershberger	ef0f2f5	2015-06-22 16:15:30 -0500	[diff] [blame]	24	# CONFIG_CMD_SETEXPR is not set
Tom Rini	78d1e1d	2016-04-22 16:41:25 -0400	[diff] [blame]	25	CONFIG_CMD_DHCP=y
Joe Hershberger	ef0f2f5	2015-06-22 16:15:30 -0500	[diff] [blame]	26	# CONFIG_CMD_NFS is not set
Tom Rini	89cb2b5	2016-04-24 17:29:26 -0400	[diff] [blame]	27	CONFIG_CMD_MII=y
Tom Rini	78d1e1d	2016-04-22 16:41:25 -0400	[diff] [blame]	28	CONFIG_CMD_PING=y
Simon Glass	d765921	2016-01-30 16:37:50 -0700	[diff] [blame]	29	CONFIG_CMD_PMIC=y
				30	CONFIG_CMD_REGULATOR=y
Simon Glass	f6ac9f1	2015-08-22 18:31:44 -0600	[diff] [blame]	31	CONFIG_CMD_TPM=y
				32	CONFIG_CMD_TPM_TEST=y
Tom Rini	89cb2b5	2016-04-24 17:29:26 -0400	[diff] [blame]	33	CONFIG_CMD_EXT2=y
				34	CONFIG_CMD_EXT4=y
				35	CONFIG_CMD_EXT4_WRITE=y
				36	CONFIG_CMD_FAT=y
				37	CONFIG_CMD_FS_GENERIC=y
Tom Rini	aca5cd2	2016-09-08 16:11:59 -0400	[diff] [blame]	38	CONFIG_SPL_DM=y
Tom Rini	6828e60	2016-09-19 13:31:30 -0400	[diff] [blame]	39	CONFIG_DFU_MMC=y
				40	CONFIG_DFU_RAM=y
				41	CONFIG_DFU_SF=y
Bin Meng	80df691	2015-09-28 05:14:15 -0700	[diff] [blame]	42	CONFIG_CROS_EC_KEYB=y
Joe Hershberger	c9bb942	2015-06-22 16:15:29 -0500	[diff] [blame]	43	CONFIG_CMD_CROS_EC=y
Simon Glass	b3b9d7c	2015-06-05 14:39:34 -0600	[diff] [blame]	44	CONFIG_CROS_EC=y
				45	CONFIG_CROS_EC_SPI=y
Bin Meng	80df691	2015-09-28 05:14:15 -0700	[diff] [blame]	46	CONFIG_SPI_FLASH=y
Bin Meng	68d5342	2015-11-25 05:34:54 -0800	[diff] [blame]	47	CONFIG_SPI_FLASH_WINBOND=y
Simon Glass	d765921	2016-01-30 16:37:50 -0700	[diff] [blame]	48	CONFIG_DM_PMIC=y
				49	CONFIG_DM_REGULATOR=y
				50	CONFIG_DM_REGULATOR_FIXED=y
Simon Glass	41fa035	2016-01-30 16:38:00 -0700	[diff] [blame]	51	CONFIG_PWM_TEGRA=y
Thomas Chou	9e39003	2015-11-19 21:48:14 +0800	[diff] [blame]	52	CONFIG_SYS_NS16550=y
Bin Meng	80df691	2015-09-28 05:14:15 -0700	[diff] [blame]	53	CONFIG_TEGRA114_SPI=y
Christophe Ricard	0766ad2	2015-10-06 22:54:41 +0200	[diff] [blame]	54	CONFIG_TPM_TIS_INFINEON=y
Joe Hershberger	c9bb942	2015-06-22 16:15:29 -0500	[diff] [blame]	55	CONFIG_USB=y
				56	CONFIG_DM_USB=y
Tom Rini	645176d	2016-09-08 16:31:26 -0400	[diff] [blame]	57	CONFIG_USB_STORAGE=y
Sam Protsenko	f9d0fd8	2016-03-25 16:39:47 +0200	[diff] [blame]	58	CONFIG_USB_GADGET=y
Sam Protsenko	3457bba	2016-04-13 14:20:25 +0300	[diff] [blame]	59	CONFIG_CI_UDC=y
Sam Protsenko	aaa4a9e	2016-04-13 14:20:26 +0300	[diff] [blame]	60	CONFIG_USB_GADGET_DOWNLOAD=y
Sam Protsenko	e6c0bc0	2016-04-13 14:20:30 +0300	[diff] [blame]	61	CONFIG_G_DNL_MANUFACTURER="NVIDIA"
				62	CONFIG_G_DNL_VENDOR_NUM=0x0955
				63	CONFIG_G_DNL_PRODUCT_NUM=0x701a
Simon Glass	d765921	2016-01-30 16:37:50 -0700	[diff] [blame]	64	CONFIG_DM_VIDEO=y
Bin Meng	6b33687	2016-03-21 06:47:40 -0700	[diff] [blame]	65	CONFIG_DISPLAY=y
Bin Meng	80df691	2015-09-28 05:14:15 -0700	[diff] [blame]	66	CONFIG_VIDEO_TEGRA124=y
Simon Glass	d765921	2016-01-30 16:37:50 -0700	[diff] [blame]	67	CONFIG_VIDEO_BRIDGE=y
Bin Meng	80df691	2015-09-28 05:14:15 -0700	[diff] [blame]	68	CONFIG_TPM=y
Simon Glass	d765921	2016-01-30 16:37:50 -0700	[diff] [blame]	69	CONFIG_ERRNO_STR=y