blob: 53a25807aef4f748e3470e0a13258b6ef9218341 [file] [log] [blame]
Mike Frysingere5483212008-10-12 21:45:05 -04001/*
2 * U-boot - Configuration file for CM-BF561 board
3 */
4
5#ifndef __CONFIG_CM_BF561_H__
6#define __CONFIG_CM_BF561_H__
7
Mike Frysingerf348ab82009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Mike Frysingere5483212008-10-12 21:45:05 -04009
10
11/*
12 * Processor Settings
13 */
14#define CONFIG_BFIN_CPU bf561-0.3
15#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 25000000
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
33#define CONFIG_VCO_MULT 22
34/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
39#define CONFIG_SCLK_DIV 5
40
41
42/*
43 * Memory Settings
44 */
45#define CONFIG_MEM_ADD_WDTH 9
46#define CONFIG_MEM_SIZE 64
47
48#define CONFIG_EBIU_SDRRC_VAL ((((CONFIG_SCLK_HZ / 1000) * 64) / 4096) - (7 + 2))
49#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | PSS | TWR_2 | TRCD_2 | TRP_2 | TRAS_7 | PASR_ALL | CL_3)
50
51#define CONFIG_EBIU_AMGCTL_VAL (CDPRIO | B3_PEN | B2_PEN | B1_PEN | B0_PEN | AMBEN_ALL | AMCKEN)
52#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
53#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
54
55#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
56#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
57
58
59/*
60 * Network Settings
61 */
62#define ADI_CMDS_NETWORK 1
63#define CONFIG_DRIVER_SMC91111 1
64#define CONFIG_SMC91111_BASE 0x28000300
65#define CONFIG_HOSTNAME cm-bf561
66/* Uncomment next line to use fixed MAC address */
67/* #define CONFIG_ETHADDR 02:80:ad:20:31:cf */
68
69
70/*
71 * Flash Settings
72 */
73#define CONFIG_FLASH_CFI_DRIVER
74#define CONFIG_SYS_FLASH_BASE 0x20000000
75#define CONFIG_SYS_FLASH_CFI
76#define CONFIG_SYS_FLASH_PROTECTION
77#define CONFIG_SYS_MAX_FLASH_BANKS 1
78#define CONFIG_SYS_MAX_FLASH_SECT 67
79
80
81/*
82 * Env Storage Settings
83 */
84#define CONFIG_ENV_IS_IN_FLASH 1
85#define CONFIG_ENV_OFFSET 0x20000
86#define CONFIG_ENV_SECT_SIZE 0x20000
87#define CONFIG_ENV_SIZE 0x10000
88
89
90/*
91 * Misc Settings
92 */
93#define CONFIG_BAUDRATE 115200
94#define CONFIG_UART_CONSOLE 0
95
96
97/*
98 * Pull in common ADI header for remaining command/environment setup
99 */
100#include <configs/bfin_adi_common.h>
101
Mike Frysingere5483212008-10-12 21:45:05 -0400102#endif