goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 1 | /* |
| 2 | * Configuation settings for the Renesas Solutions Migo-R board |
| 3 | * |
| 4 | * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org> |
| 5 | * |
Wolfgang Denk | 1a45966 | 2013-07-08 09:37:19 +0200 | [diff] [blame] | 6 | * SPDX-License-Identifier: GPL-2.0+ |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 7 | */ |
| 8 | |
| 9 | #ifndef __MIGO_R_H |
| 10 | #define __MIGO_R_H |
| 11 | |
| 12 | #undef DEBUG |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 13 | #define CONFIG_CPU_SH7722 1 |
| 14 | #define CONFIG_MIGO_R 1 |
| 15 | |
| 16 | #define CONFIG_CMD_LOADB |
| 17 | #define CONFIG_CMD_LOADS |
| 18 | #define CONFIG_CMD_FLASH |
| 19 | #define CONFIG_CMD_MEMORY |
| 20 | #define CONFIG_CMD_NET |
| 21 | #define CONFIG_CMD_PING |
| 22 | #define CONFIG_CMD_NFS |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 23 | #define CONFIG_CMD_SDRAM |
Mike Frysinger | bdab39d | 2009-01-28 19:08:14 -0500 | [diff] [blame] | 24 | #define CONFIG_CMD_SAVEENV |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 25 | |
| 26 | #define CONFIG_BAUDRATE 115200 |
| 27 | #define CONFIG_BOOTDELAY 3 |
| 28 | #define CONFIG_BOOTARGS "console=ttySC0,115200 root=1f01" |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 29 | |
| 30 | #define CONFIG_VERSION_VARIABLE |
| 31 | #undef CONFIG_SHOW_BOOT_PROGRESS |
| 32 | |
| 33 | /* SMC9111 */ |
Ben Warren | 7194ab8 | 2009-10-04 22:37:03 -0700 | [diff] [blame] | 34 | #define CONFIG_SMC91111 |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 35 | #define CONFIG_SMC91111_BASE (0xB0000000) |
| 36 | |
| 37 | /* MEMORY */ |
| 38 | #define MIGO_R_SDRAM_BASE (0x8C000000) |
| 39 | #define MIGO_R_FLASH_BASE_1 (0xA0000000) |
| 40 | #define MIGO_R_FLASH_BANK_SIZE (64 * 1024 * 1024) |
| 41 | |
Nobuhiro Iwamatsu | 8cd7379 | 2011-01-17 20:43:40 +0900 | [diff] [blame] | 42 | #define CONFIG_SYS_TEXT_BASE 0x8FFC0000 |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 43 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 44 | #define CONFIG_SYS_CBSIZE 256 /* Buffer size for input from the Console */ |
| 45 | #define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */ |
| 46 | #define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */ |
| 47 | #define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments passed to kernel */ |
| 48 | #define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */ |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 49 | |
| 50 | /* SCIF */ |
Jean-Christophe PLAGNIOL-VILLARD | 6c58a03 | 2008-08-13 01:40:38 +0200 | [diff] [blame] | 51 | #define CONFIG_SCIF_CONSOLE 1 |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 52 | #define CONFIG_CONS_SCIF0 1 |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 53 | #undef CONFIG_SYS_CONSOLE_INFO_QUIET /* Suppress display of console |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 54 | information at boot */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 55 | #undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE |
| 56 | #undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 57 | |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 58 | #define CONFIG_SYS_MEMTEST_START (MIGO_R_SDRAM_BASE) |
| 59 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024)) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 60 | |
| 61 | /* Enable alternate, more extensive, memory test */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 62 | #undef CONFIG_SYS_ALT_MEMTEST |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 63 | /* Scratch address used by the alternate memory test */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 64 | #undef CONFIG_SYS_MEMTEST_SCRATCH |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 65 | |
| 66 | /* Enable temporary baudrate change while serial download */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 67 | #undef CONFIG_SYS_LOADS_BAUD_CHANGE |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 68 | |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 69 | #define CONFIG_SYS_SDRAM_BASE (MIGO_R_SDRAM_BASE) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 70 | /* maybe more, but if so u-boot doesn't know about it... */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 71 | #define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 72 | /* default load address for scripts ?!? */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 73 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 74 | |
| 75 | /* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 76 | #define CONFIG_SYS_MONITOR_BASE (MIGO_R_FLASH_BASE_1) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 77 | /* Monitor size */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 78 | #define CONFIG_SYS_MONITOR_LEN (128 * 1024) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 79 | /* Size of DRAM reserved for malloc() use */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 80 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 81 | #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 82 | |
| 83 | /* FLASH */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 84 | #define CONFIG_SYS_FLASH_CFI |
Jean-Christophe PLAGNIOL-VILLARD | 00b1883 | 2008-08-13 01:40:42 +0200 | [diff] [blame] | 85 | #define CONFIG_FLASH_CFI_DRIVER |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 86 | #undef CONFIG_SYS_FLASH_QUIET_TEST |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 87 | /* print 'E' for empty sector on flinfo */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 88 | #define CONFIG_SYS_FLASH_EMPTY_INFO |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 89 | /* Physical start address of Flash memory */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 90 | #define CONFIG_SYS_FLASH_BASE (MIGO_R_FLASH_BASE_1) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 91 | /* Max number of sectors on each Flash chip */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 92 | #define CONFIG_SYS_MAX_FLASH_SECT 512 |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 93 | |
| 94 | /* if you use all NOR Flash , you change dip-switch. Please see MIGO_R01 Manual. */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 95 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 |
| 96 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE + (0 * MIGO_R_FLASH_BANK_SIZE) } |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 97 | |
| 98 | /* Timeout for Flash erase operations (in ms) */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 99 | #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 100 | /* Timeout for Flash write operations (in ms) */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 101 | #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 102 | /* Timeout for Flash set sector lock bit operations (in ms) */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 103 | #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 104 | /* Timeout for Flash clear lock bit operations (in ms) */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 105 | #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 106 | |
| 107 | /* Use hardware flash sectors protection instead of U-Boot software protection */ |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 108 | #undef CONFIG_SYS_FLASH_PROTECTION |
| 109 | #undef CONFIG_SYS_DIRECT_FLASH_TFTP |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 110 | |
| 111 | /* ENV setting */ |
Jean-Christophe PLAGNIOL-VILLARD | 5a1aceb | 2008-09-10 22:48:04 +0200 | [diff] [blame] | 112 | #define CONFIG_ENV_IS_IN_FLASH |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 113 | #define CONFIG_ENV_OVERWRITE 1 |
Jean-Christophe PLAGNIOL-VILLARD | 0e8d158 | 2008-09-10 22:48:06 +0200 | [diff] [blame] | 114 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) |
| 115 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) |
Jean-Christophe PLAGNIOL-VILLARD | 6d0f6bc | 2008-10-16 15:01:15 +0200 | [diff] [blame] | 116 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN) |
| 117 | /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */ |
| 118 | #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) |
Jean-Christophe PLAGNIOL-VILLARD | 0e8d158 | 2008-09-10 22:48:06 +0200 | [diff] [blame] | 119 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 120 | |
| 121 | /* Board Clock */ |
| 122 | #define CONFIG_SYS_CLK_FREQ 33333333 |
Nobuhiro Iwamatsu | 684a501 | 2013-08-21 16:11:21 +0900 | [diff] [blame] | 123 | #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ |
| 124 | #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ |
Jean-Christophe PLAGNIOL-VILLARD | be45c63 | 2009-06-04 12:06:48 +0200 | [diff] [blame] | 125 | #define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */ |
goda.yusuke | c2042f5 | 2008-01-25 20:46:36 +0900 | [diff] [blame] | 126 | |
| 127 | #endif /* __MIGO_R_H */ |