blob: 5e5d04474b1240aa326b7dcfc59887e8d420d0ff [file] [log] [blame]
Stefano Babicdeb53482011-10-23 23:58:20 +00001/*
2 * (C) Copyright 2011, Stefano Babic <sbabic@denx.de>
3 *
4 * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
5 *
6 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
7 *
8 * Configuration for the flea3 board.
9 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Stefano Babicdeb53482011-10-23 23:58:20 +000011 */
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16#include <asm/arch/imx-regs.h>
17
18 /* High Level Configuration Options */
Stefano Babicdeb53482011-10-23 23:58:20 +000019#define CONFIG_MX35
Stefano Babicdeb53482011-10-23 23:58:20 +000020
21#define CONFIG_SYS_DCACHE_OFF
22
Stefano Babicdeb53482011-10-23 23:58:20 +000023#define CONFIG_MACH_TYPE MACH_TYPE_FLEA3
24
25/* Set TEXT at the beginning of the NOR flash */
26#define CONFIG_SYS_TEXT_BASE 0xA0000000
27
Stefano Babicdeb53482011-10-23 23:58:20 +000028/* This is required to setup the ESDC controller */
Stefano Babicdeb53482011-10-23 23:58:20 +000029
30#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
31#define CONFIG_REVISION_TAG
32#define CONFIG_SETUP_MEMORY_TAGS
33#define CONFIG_INITRD_TAG
34
35/*
36 * Size of malloc() pool
37 */
38#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
39
40/*
41 * Hardware drivers
42 */
tremb089d032013-09-21 18:13:36 +020043#define CONFIG_SYS_I2C
44#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020045#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
46#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070047#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
tremb089d032013-09-21 18:13:36 +020048#define CONFIG_SYS_SPD_BUS_NUM 2 /* I2C3 */
49#define CONFIG_SYS_MXC_I2C3_SLAVE 0xfe
Stefano Babicdeb53482011-10-23 23:58:20 +000050#define CONFIG_MXC_SPI
51#define CONFIG_MXC_GPIO
52
53/*
54 * UART (console)
55 */
56#define CONFIG_MXC_UART
Stefano Babic40f6fff2011-11-22 15:22:39 +010057#define CONFIG_MXC_UART_BASE UART3_BASE
Stefano Babicdeb53482011-10-23 23:58:20 +000058
59/* allow to overwrite serial and ethaddr */
60#define CONFIG_ENV_OVERWRITE
61#define CONFIG_CONS_INDEX 1
Stefano Babicdeb53482011-10-23 23:58:20 +000062
63/*
64 * Command definition
65 */
Stefano Babicdeb53482011-10-23 23:58:20 +000066#define CONFIG_BOOTP_SUBNETMASK
67#define CONFIG_BOOTP_GATEWAY
68#define CONFIG_BOOTP_DNS
69
Stefano Babicdeb53482011-10-23 23:58:20 +000070#define CONFIG_NET_RETRY_COUNT 100
71
Stefano Babicdeb53482011-10-23 23:58:20 +000072
Stefano Babicfda241d2011-11-25 09:08:36 +010073#define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
Stefano Babicdeb53482011-10-23 23:58:20 +000074
Stefano Babicdeb53482011-10-23 23:58:20 +000075/*
76 * Ethernet on SOC (FEC)
77 */
Stefano Babicdeb53482011-10-23 23:58:20 +000078#define CONFIG_FEC_MXC
79#define IMX_FEC_BASE FEC_BASE_ADDR
Stefano Babicdeb53482011-10-23 23:58:20 +000080#define CONFIG_FEC_MXC_PHYADDR 0x1
81
82#define CONFIG_MII
Stefano Babicdeb53482011-10-23 23:58:20 +000083
84#define CONFIG_ARP_TIMEOUT 200UL
85
86/*
87 * Miscellaneous configurable options
88 */
89#define CONFIG_SYS_LONGHELP /* undef to save memory */
Stefano Babicdeb53482011-10-23 23:58:20 +000090#define CONFIG_CMDLINE_EDITING
Stefano Babicdeb53482011-10-23 23:58:20 +000091
92#define CONFIG_AUTO_COMPLETE
Heiko Schocher45a3ad82016-10-17 15:51:35 +020093#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Stefano Babicdeb53482011-10-23 23:58:20 +000094/* Print Buffer Size */
Heiko Schocher45a3ad82016-10-17 15:51:35 +020095#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
Stefano Babicdeb53482011-10-23 23:58:20 +000096#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
97
98#define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
99#define CONFIG_SYS_MEMTEST_END 0x10000
100
Stefano Babicdeb53482011-10-23 23:58:20 +0000101#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
102
Stefano Babicdeb53482011-10-23 23:58:20 +0000103/*
104 * Physical Memory Map
105 */
106#define CONFIG_NR_DRAM_BANKS 1
Stefano Babicfda241d2011-11-25 09:08:36 +0100107#define PHYS_SDRAM_1 CSD0_BASE_ADDR
Stefano Babicdeb53482011-10-23 23:58:20 +0000108#define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
109
Stefano Babicfda241d2011-11-25 09:08:36 +0100110#define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
Stefano Babicdeb53482011-10-23 23:58:20 +0000111#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR + 0x10000)
112#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE / 2)
113#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
114 GENERATED_GBL_DATA_SIZE)
115#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
116 CONFIG_SYS_GBL_DATA_OFFSET)
117
118/*
119 * MTD Command for mtdparts
120 */
Stefano Babicdeb53482011-10-23 23:58:20 +0000121#define CONFIG_MTD_DEVICE
122#define CONFIG_FLASH_CFI_MTD
123#define CONFIG_MTD_PARTITIONS
124#define MTDIDS_DEFAULT "nand0=mxc_nand,nor0=physmap-flash.0"
Stefano Babicfda241d2011-11-25 09:08:36 +0100125#define MTDPARTS_DEFAULT "mtdparts=mxc_nand:50m(root1)," \
126 "32m(rootfb)," \
127 "64m(pcache)," \
128 "64m(app1)," \
129 "10m(app2),-(spool);" \
Stefano Babicdeb53482011-10-23 23:58:20 +0000130 "physmap-flash.0:512k(u-boot),64k(env1)," \
131 "64k(env2),3776k(kernel1),3776k(kernel2)"
Stefano Babicfda241d2011-11-25 09:08:36 +0100132
Stefano Babicdeb53482011-10-23 23:58:20 +0000133/*
134 * FLASH and environment organization
135 */
136#define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
137#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
138#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
139/* Monitor at beginning of flash */
140#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
141#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
142
143#define CONFIG_ENV_SECT_SIZE (64 * 1024)
144#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
145
146/* Address and size of Redundant Environment Sector */
147#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
148#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
149
150#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
151 CONFIG_SYS_MONITOR_LEN)
152
Stefano Babicdeb53482011-10-23 23:58:20 +0000153/*
154 * CFI FLASH driver setup
155 */
156#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
157#define CONFIG_FLASH_CFI_DRIVER
158
159/* A non-standard buffered write algorithm */
160#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* faster */
161#define CONFIG_SYS_FLASH_PROTECTION /* Use hardware sector protection */
162
163/*
164 * NAND FLASH driver setup
165 */
166#define CONFIG_NAND_MXC
Stefano Babicdeb53482011-10-23 23:58:20 +0000167#define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
168#define CONFIG_SYS_MAX_NAND_DEVICE 1
169#define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
170#define CONFIG_MXC_NAND_HWECC
171#define CONFIG_SYS_NAND_LARGEPAGE
172
173/*
174 * Default environment and default scripts
175 * to update uboot and load kernel
176 */
Stefano Babicdeb53482011-10-23 23:58:20 +0000177
178#define CONFIG_HOSTNAME flea3
179#define CONFIG_EXTRA_ENV_SETTINGS \
180 "netdev=eth0\0" \
181 "nfsargs=setenv bootargs root=/dev/nfs rw " \
182 "nfsroot=${serverip}:${rootpath}\0" \
183 "ramargs=setenv bootargs root=/dev/ram rw\0" \
184 "addip_sta=setenv bootargs ${bootargs} " \
185 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
186 ":${hostname}:${netdev}:off panic=1\0" \
187 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
188 "addip=if test -n ${ipdyn};then run addip_dyn;" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200189 "else run addip_sta;fi\0" \
Stefano Babicdeb53482011-10-23 23:58:20 +0000190 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
191 "addtty=setenv bootargs ${bootargs}" \
Stefano Babicfda241d2011-11-25 09:08:36 +0100192 " console=ttymxc2,${baudrate}\0" \
Stefano Babicdeb53482011-10-23 23:58:20 +0000193 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
Stefano Babicfda241d2011-11-25 09:08:36 +0100194 "loadaddr=80800000\0" \
195 "kernel_addr_r=80800000\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200196 "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \
197 "bootfile=" __stringify(CONFIG_HOSTNAME) "/uImage\0" \
198 "ramdisk_file=" __stringify(CONFIG_HOSTNAME) "/uRamdisk\0" \
Stefano Babicdeb53482011-10-23 23:58:20 +0000199 "flash_self=run ramargs addip addtty addmtd addmisc;" \
200 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
201 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
202 "bootm ${kernel_addr}\0" \
203 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
204 "run nfsargs addip addtty addmtd addmisc;" \
205 "bootm ${kernel_addr_r}\0" \
206 "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
207 "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
208 "net_self=if run net_self_load;then " \
209 "run ramargs addip addtty addmtd addmisc;" \
210 "bootm ${kernel_addr_r} ${ramdisk_addr_r};" \
211 "else echo Images not loades;fi\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200212 "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.bin\0" \
Stefano Babicdeb53482011-10-23 23:58:20 +0000213 "load=tftp ${loadaddr} ${u-boot}\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200214 "uboot_addr=" __stringify(CONFIG_SYS_MONITOR_BASE) "\0" \
Heiko Schocher45a3ad82016-10-17 15:51:35 +0200215 "update=protect off ${uboot_addr} +80000;" \
216 "erase ${uboot_addr} +80000;" \
Stefano Babicdeb53482011-10-23 23:58:20 +0000217 "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
218 "upd=if run load;then echo Updating u-boot;if run update;" \
219 "then echo U-Boot updated;" \
220 "else echo Error updating u-boot !;" \
221 "echo Board without bootloader !!;" \
222 "fi;" \
223 "else echo U-Boot not downloaded..exiting;fi\0" \
224 "bootcmd=run net_nfs\0"
225
Stefano Babicdeb53482011-10-23 23:58:20 +0000226#endif /* __CONFIG_H */