blob: ae4b101e444df558a26b7301ab9d202752e9f292 [file] [log] [blame]
huang linbe1d5e02015-11-17 14:20:27 +08001/*
2 * (C) Copyright 2015 Rockchip Electronics Co., Ltd
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#ifndef __CONFIG_RK3036_COMMON_H
7#define __CONFIG_RK3036_COMMON_H
8
Albert ARIBAUD37098442016-01-27 08:46:11 +01009#define CONFIG_SYS_CACHELINE_SIZE 32
10
huang linbe1d5e02015-11-17 14:20:27 +080011#include <asm/arch/hardware.h>
12
13#define CONFIG_SYS_NO_FLASH
14#define CONFIG_NR_DRAM_BANKS 1
15#define CONFIG_ENV_IS_NOWHERE
16#define CONFIG_ENV_SIZE 0x2000
17#define CONFIG_SYS_MAXARGS 16
18#define CONFIG_BAUDRATE 115200
19#define CONFIG_SYS_MALLOC_LEN (32 << 20)
20#define CONFIG_SYS_CBSIZE 1024
21#define CONFIG_SKIP_LOWLEVEL_INIT
22#define CONFIG_SYS_THUMB_BUILD
23#define CONFIG_DISPLAY_BOARDINFO
24
25#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
26#define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
27#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
28
Simon Glass9b205192015-12-13 21:37:00 -070029#define CONFIG_SPL_SERIAL_SUPPORT
30
huang linbe1d5e02015-11-17 14:20:27 +080031#define CONFIG_SYS_NS16550
32#define CONFIG_SYS_NS16550_MEM32
33
huang linbe1d5e02015-11-17 14:20:27 +080034#define CONFIG_SYS_TEXT_BASE 0x60000000
35#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
36#define CONFIG_SYS_LOAD_ADDR 0x60800800
37#define CONFIG_SPL_STACK 0x10081fff
38#define CONFIG_SPL_TEXT_BASE 0x10081004
39
40#define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10)
41#define CONFIG_ROCKCHIP_CHIP_TAG "RK30"
42
43#define CONFIG_ROCKCHIP_COMMON
44
45/* MMC/SD IP block */
46#define CONFIG_MMC
47#define CONFIG_GENERIC_MMC
huang linbe1d5e02015-11-17 14:20:27 +080048#define CONFIG_DWMMC
49#define CONFIG_BOUNCE_BUFFER
50
51#define CONFIG_DOS_PARTITION
huang linbe1d5e02015-11-17 14:20:27 +080052#define CONFIG_FAT_WRITE
huang linbe1d5e02015-11-17 14:20:27 +080053#define CONFIG_PARTITION_UUIDS
54#define CONFIG_CMD_PART
55
huang linbe1d5e02015-11-17 14:20:27 +080056#define CONFIG_SYS_SDRAM_BASE 0x60000000
57#define CONFIG_NR_DRAM_BANKS 1
58#define SDRAM_BANK_SIZE (512UL << 20UL)
59
60#define CONFIG_SPI_FLASH
61#define CONFIG_SPI
huang linbe1d5e02015-11-17 14:20:27 +080062#define CONFIG_SPI_FLASH_GIGADEVICE
63#define CONFIG_SF_DEFAULT_SPEED 20000000
64
huang linbe1d5e02015-11-17 14:20:27 +080065#ifndef CONFIG_SPL_BUILD
66#include <config_distro_defaults.h>
67
68#define ENV_MEM_LAYOUT_SETTINGS \
69 "scriptaddr=0x60000000\0" \
70 "pxefile_addr_r=0x60100000\0" \
71 "fdt_addr_r=0x61f00000\0" \
72 "kernel_addr_r=0x62000000\0" \
73 "ramdisk_addr_r=0x64000000\0"
74
75/* First try to boot from SD (index 0), then eMMC (index 1 */
76#define BOOT_TARGET_DEVICES(func) \
77 func(MMC, mmc, 0) \
78 func(MMC, mmc, 1)
79
80#include <config_distro_bootcmd.h>
81
82/* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
83 * so limit the fdt reallocation to that */
84#define CONFIG_EXTRA_ENV_SETTINGS \
85 "fdt_high=0x7fffffff\0" \
86 ENV_MEM_LAYOUT_SETTINGS \
87 BOOTENV
88#endif
89
90#endif