blob: a7a0502dfdd76869a12f10dec8d5e5e5729c3e1e [file] [log] [blame]
Stelian Pop2118ebb2008-05-08 18:52:25 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Stelian Pop2118ebb2008-05-08 18:52:25 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9RLEK board.
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Stelian Pop2118ebb2008-05-08 18:52:25 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Xu, Hong21d671d2011-08-01 03:56:53 +000014#include <asm/hardware.h>
15
16#define CONFIG_SYS_TEXT_BASE 0x21F00000
Jens Scharsig425de622010-02-03 22:45:42 +010017
Stelian Pop2118ebb2008-05-08 18:52:25 +020018/* ARM asynchronous clock */
Xu, Hong21d671d2011-08-01 03:56:53 +000019#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
20#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* main clock xtal */
Stelian Pop2118ebb2008-05-08 18:52:25 +020021
Xu, Hong21d671d2011-08-01 03:56:53 +000022#define CONFIG_AT91SAM9RLEK 1 /* It's an AT91SAM9RLEK Board */
23
Jean-Christophe PLAGNIOL-VILLARDdc39ae92009-04-16 21:30:44 +020024#define CONFIG_ARCH_CPU_INIT
Stelian Pop2118ebb2008-05-08 18:52:25 +020025#define CONFIG_SKIP_LOWLEVEL_INIT
Xu, Hong21d671d2011-08-01 03:56:53 +000026#define CONFIG_BOARD_EARLY_INIT_F
Xu, Hong21d671d2011-08-01 03:56:53 +000027
28#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
29#define CONFIG_SETUP_MEMORY_TAGS 1
30#define CONFIG_INITRD_TAG 1
31
32#define CONFIG_DISPLAY_CPUINFO
33
Nicolas Ferref9129fe2013-02-20 00:16:24 +000034#define CONFIG_CMD_BOOTZ
Nicolas Ferre36873e72013-02-20 00:16:23 +000035#define CONFIG_OF_LIBFDT
36
Wu, Josh015b18c2014-09-02 18:14:11 +080037
Xu, Hong21d671d2011-08-01 03:56:53 +000038#define CONFIG_ATMEL_LEGACY
39#define CONFIG_AT91_GPIO 1
40#define CONFIG_AT91_GPIO_PULLUP 1
Stelian Pop2118ebb2008-05-08 18:52:25 +020041
42/*
43 * Hardware drivers
44 */
Xu, Hong21d671d2011-08-01 03:56:53 +000045
46/* serial console */
47#define CONFIG_ATMEL_USART
48#define CONFIG_USART_BASE ATMEL_BASE_DBGU
49#define CONFIG_USART_ID ATMEL_ID_SYS
50#define CONFIG_BAUDRATE 115200
Stelian Pop2118ebb2008-05-08 18:52:25 +020051
Stelian Pop761c70b2008-05-08 14:52:32 +020052/* LCD */
53#define CONFIG_LCD 1
54#define LCD_BPP LCD_COLOR8
55#define CONFIG_LCD_LOGO 1
56#undef LCD_TEST_PATTERN
57#define CONFIG_LCD_INFO 1
58#define CONFIG_LCD_INFO_BELOW_LOGO 1
Xu, Hong21d671d2011-08-01 03:56:53 +000059#define CONFIG_SYS_WHITE_ON_BLACK 1
Stelian Pop761c70b2008-05-08 14:52:32 +020060#define CONFIG_ATMEL_LCD 1
61#define CONFIG_ATMEL_LCD_RGB565 1
Xu, Hong21d671d2011-08-01 03:56:53 +000062/* Let board_init_f handle the framebuffer allocation */
63#undef CONFIG_FB_ADDR
64#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
65
Stelian Pop761c70b2008-05-08 14:52:32 +020066
Jean-Christophe PLAGNIOL-VILLARDa484b002009-03-21 21:08:00 +010067/* LED */
68#define CONFIG_AT91_LED
69#define CONFIG_RED_LED AT91_PIN_PD14 /* this is the power led */
70#define CONFIG_GREEN_LED AT91_PIN_PD15 /* this is the user1 led */
71#define CONFIG_YELLOW_LED AT91_PIN_PD16 /* this is the user2 led */
72
Stelian Pop2118ebb2008-05-08 18:52:25 +020073#define CONFIG_BOOTDELAY 3
74
Stelian Pop2118ebb2008-05-08 18:52:25 +020075/*
76 * Command line configuration.
77 */
Stelian Pop2118ebb2008-05-08 18:52:25 +020078#undef CONFIG_CMD_USB
79
Xu, Hong21d671d2011-08-01 03:56:53 +000080#define CONFIG_CMD_NAND 1
Stelian Pop2118ebb2008-05-08 18:52:25 +020081
82/* SDRAM */
83#define CONFIG_NR_DRAM_BANKS 1
Xu, Hong21d671d2011-08-01 03:56:53 +000084#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
85#define CONFIG_SYS_SDRAM_SIZE 0x04000000
86
87#define CONFIG_SYS_INIT_SP_ADDR \
88 (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE)
Stelian Pop2118ebb2008-05-08 18:52:25 +020089
90/* DataFlash */
Jean-Christophe PLAGNIOL-VILLARD4758ebd2009-03-27 23:26:44 +010091#define CONFIG_ATMEL_DATAFLASH_SPI
Xu, Hong21d671d2011-08-01 03:56:53 +000092#define CONFIG_HAS_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
94#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
Xu, Hong21d671d2011-08-01 03:56:53 +000095#define AT91_SPI_CLK 15000000
96#define DATAFLASH_TCSS (0x1a << 16)
97#define DATAFLASH_TCHS (0x1 << 24)
Stelian Pop2118ebb2008-05-08 18:52:25 +020098
99/* NOR flash - not present */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_NO_FLASH 1
Stelian Pop2118ebb2008-05-08 18:52:25 +0200101
102/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100103#ifdef CONFIG_CMD_NAND
104#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_MAX_NAND_DEVICE 1
Xu, Hong21d671d2011-08-01 03:56:53 +0000106#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107#define CONFIG_SYS_NAND_DBW_8 1
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100108/* our ALE is AD21 */
109#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
110/* our CLE is AD22 */
111#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
112#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6
113#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD17
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +0200114
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100115#endif
Stelian Pop2118ebb2008-05-08 18:52:25 +0200116
Wu, Josh111ec4c2015-02-02 17:51:00 +0800117/* MMC */
118#define CONFIG_CMD_MMC
119
120#ifdef CONFIG_CMD_MMC
121#define CONFIG_MMC
122#define CONFIG_GENERIC_MMC
123#define CONFIG_GENERIC_ATMEL_MCI
124#define CONFIG_CMD_FAT
125#define CONFIG_DOS_PARTITION
126#endif
127
Stelian Pop2118ebb2008-05-08 18:52:25 +0200128/* Ethernet - not present */
129
130/* USB - not supported */
131
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop2118ebb2008-05-08 18:52:25 +0200133
Xu, Hong21d671d2011-08-01 03:56:53 +0000134#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop2118ebb2008-05-08 18:52:25 +0200136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#ifdef CONFIG_SYS_USE_DATAFLASH
Stelian Pop2118ebb2008-05-08 18:52:25 +0200138
139/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200140#define CONFIG_ENV_IS_IN_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200142#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200144#define CONFIG_ENV_SIZE 0x4200
Alexandre Bellonie139cb32012-07-02 04:26:58 +0000145#define CONFIG_BOOTCOMMAND "cp.b 0xC0084000 0x22000000 0x210000; bootm"
Stelian Pop2118ebb2008-05-08 18:52:25 +0200146#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
147 "root=/dev/mtdblock0 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200148 "mtdparts=atmel_nand:-(root) "\
Stelian Pop2118ebb2008-05-08 18:52:25 +0200149 "rw rootfstype=jffs2"
150
Wu, Josh0b128432015-02-02 17:51:01 +0800151#elif CONFIG_SYS_USE_NANDFLASH
Stelian Pop2118ebb2008-05-08 18:52:25 +0200152
153/* bootstrap + u-boot + env + linux in nandflash */
Xu, Hong21d671d2011-08-01 03:56:53 +0000154#define CONFIG_ENV_IS_IN_NAND 1
Wu, Josh65b553b2015-02-03 11:38:30 +0800155#define CONFIG_ENV_OFFSET 0xc0000
156#define CONFIG_ENV_OFFSET_REDUND 0x100000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200157#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Wu, Josh65b553b2015-02-03 11:38:30 +0800158#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x600000; " \
159 "nand read 0x21000000 0x180000 0x80000; " \
160 "bootz 0x22000000 - 0x21000000"
161#define CONFIG_BOOTARGS \
162 "console=ttyS0,115200 earlyprintk " \
163 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
Wu, Josh9aee8d82015-04-30 18:22:02 +0800164 "256K(env),256k(env_redundent),256k(spare)," \
Wu, Josh65b553b2015-02-03 11:38:30 +0800165 "512k(dtb),6M(kernel)ro,-(rootfs) " \
166 "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs"
Stelian Pop2118ebb2008-05-08 18:52:25 +0200167
Wu, Josh0b128432015-02-02 17:51:01 +0800168#else /* CONFIG_SYS_USE_MMC */
169
170/* bootstrap + u-boot + env + linux in mmc */
171#define CONFIG_ENV_IS_IN_FAT
172#define CONFIG_FAT_WRITE
173#define FAT_ENV_INTERFACE "mmc"
174#define FAT_ENV_FILE "uboot.env"
175#define FAT_ENV_DEVICE_AND_PART "0"
176#define CONFIG_ENV_SIZE 0x4000
177#define CONFIG_BOOTCOMMAND "fatload mmc 0:1 0x21000000 at91sam9rlek.dtb; " \
178 "fatload mmc 0:1 0x22000000 zImage; " \
179 "bootz 0x22000000 - 0x21000000"
180#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
181 "mtdparts=atmel_nand:" \
182 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
183 "root=/dev/mmcblk0p2 rw rootwait"
Stelian Pop2118ebb2008-05-08 18:52:25 +0200184#endif
185
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_CBSIZE 256
187#define CONFIG_SYS_MAXARGS 16
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_SYS_LONGHELP 1
Xu, Hong21d671d2011-08-01 03:56:53 +0000189#define CONFIG_CMDLINE_EDITING 1
Alexandre Bellonie139cb32012-07-02 04:26:58 +0000190#define CONFIG_AUTO_COMPLETE
Stelian Pop2118ebb2008-05-08 18:52:25 +0200191
Stelian Pop2118ebb2008-05-08 18:52:25 +0200192/*
193 * Size of malloc() pool
194 */
Xu, Hong21d671d2011-08-01 03:56:53 +0000195#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop2118ebb2008-05-08 18:52:25 +0200196
Stelian Pop2118ebb2008-05-08 18:52:25 +0200197#endif