blob: f5e8e9c47401f42baa19fd10a95e1e9e98aa1d13 [file] [log] [blame]
Chander Kashyap0aee53b2012-02-05 23:01:47 +00001/*
2 * Lowlevel setup for SMDK5250 board based on S5PC520
3 *
4 * Copyright (C) 2012 Samsung Electronics
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
Inderpal Singhb5f97562013-04-04 23:09:20 +000025#include <common.h>
Chander Kashyap0aee53b2012-02-05 23:01:47 +000026#include <asm/arch/tzpc.h>
Inderpal Singh72af2fc2013-04-04 23:09:19 +000027#include <asm/io.h>
Chander Kashyap0aee53b2012-02-05 23:01:47 +000028
29/* Setting TZPC[TrustZone Protection Controller] */
30void tzpc_init(void)
31{
Chander Kashyap90005092012-03-14 17:34:02 +000032 struct exynos_tzpc *tzpc;
Inderpal Singhb5f97562013-04-04 23:09:20 +000033 unsigned int addr, start = 0, end = 0;
Chander Kashyap0aee53b2012-02-05 23:01:47 +000034
Inderpal Singhb5f97562013-04-04 23:09:20 +000035 start = samsung_get_base_tzpc();
36
37 if (cpu_is_exynos5())
38 end = start + ((EXYNOS5_NR_TZPC_BANKS - 1) * TZPC_BASE_OFFSET);
39 else if (cpu_is_exynos4())
40 end = start + ((EXYNOS4_NR_TZPC_BANKS - 1) * TZPC_BASE_OFFSET);
41
42 for (addr = start; addr <= end; addr += TZPC_BASE_OFFSET) {
Minkyu Kang8f2fabe2012-04-02 16:51:33 +090043 tzpc = (struct exynos_tzpc *)addr;
Chander Kashyap0aee53b2012-02-05 23:01:47 +000044
Inderpal Singhb5f97562013-04-04 23:09:20 +000045 if (addr == start)
Chander Kashyap0aee53b2012-02-05 23:01:47 +000046 writel(R0SIZE, &tzpc->r0size);
47
48 writel(DECPROTXSET, &tzpc->decprot0set);
49 writel(DECPROTXSET, &tzpc->decprot1set);
50
Inderpal Singhb5f97562013-04-04 23:09:20 +000051 if (cpu_is_exynos5() && (addr == end))
52 break;
53
54 writel(DECPROTXSET, &tzpc->decprot2set);
55 writel(DECPROTXSET, &tzpc->decprot3set);
Chander Kashyap0aee53b2012-02-05 23:01:47 +000056 }
57}