blob: 012350d9bf6ec0ba9fd599bcf186e0922925a50d [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05302/*
Marcel Ziswiler9f9ecdf2019-03-25 17:25:01 +01003 * Copyright 2015-2019 Toradex, Inc.
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05304 *
Marcel Ziswilerb891d012016-11-16 17:49:23 +01005 * Configuration settings for the Toradex VF50/VF61 modules.
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05306 *
7 * Based on vf610twr.h:
8 * Copyright 2013 Freescale Semiconductor, Inc.
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05309 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
14#include <asm/arch/imx-regs.h>
Marcel Ziswilerc12e4152019-03-25 17:25:02 +010015#include <linux/sizes.h>
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053016
Gong Qianyu18fb0e32015-10-26 19:47:42 +080017#define CONFIG_SYS_FSL_CLK
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053018
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053019#define CONFIG_SKIP_LOWLEVEL_INIT
20
Stefan Agner80b9c3b2017-04-11 11:12:14 +053021#ifdef CONFIG_VIDEO_FSL_DCU_FB
Stefan Agner80b9c3b2017-04-11 11:12:14 +053022#define CONFIG_SPLASH_SCREEN_ALIGN
23#define CONFIG_VIDEO_LOGO
24#define CONFIG_VIDEO_BMP_LOGO
25#define CONFIG_SYS_FSL_DCU_LE
26
27#define CONFIG_SYS_DCU_ADDR DCU0_BASE_ADDR
28#define DCU_LAYER_MAX_NUM 64
29#endif
30
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053031/* Size of malloc() pool */
Marcel Ziswilerc12e4152019-03-25 17:25:02 +010032#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * SZ_1M)
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053033
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053034/* Allow to overwrite serial and ethaddr */
35#define CONFIG_ENV_OVERWRITE
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053036
37/* NAND support */
Stefan Agner8fca2d82015-05-08 19:07:13 +020038#define CONFIG_SYS_NAND_ONFI_DETECTION
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053039#define CONFIG_SYS_MAX_NAND_DEVICE 1
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053040
41#define CONFIG_IPADDR 192.168.10.2
42#define CONFIG_NETMASK 255.255.255.0
43#define CONFIG_SERVERIP 192.168.10.1
44
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053045#define CONFIG_LOADADDR 0x80008000
46#define CONFIG_FDTADDR 0x84000000
47
48/* We boot from the gfxRAM area of the OCRAM. */
Stefan Agnerc0f432c2017-10-17 13:59:19 +020049#define CONFIG_BOARD_SIZE_LIMIT 520192
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053050
Stefan Agner06487fd2019-03-25 17:25:03 +010051#define MEM_LAYOUT_ENV_SETTINGS \
52 "bootm_size=0x10000000\0" \
53 "fdt_addr_r=0x82000000\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +010054 "kernel_addr_r=0x81000000\0" \
55 "pxefile_addr_r=0x87100000\0" \
56 "ramdisk_addr_r=0x82100000\0" \
57 "scriptaddr=0x87000000\0"
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053058
Igor Opaniuk97c42752019-12-09 12:33:32 +020059#define UBOOT_UPDATE \
60 "update_uboot=nand erase.part u-boot && " \
61 "nand write ${loadaddr} u-boot ${filesize}\0" \
62
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053063#define NFS_BOOTCMD \
64 "nfsargs=ip=:::::eth0: root=/dev/nfs\0" \
65 "nfsboot=run setup; " \
66 "setenv bootargs ${defargs} ${nfsargs} ${mtdparts} " \
67 "${setupargs} ${vidargs}; echo Booting from NFS...;" \
68 "dhcp ${kernel_addr_r} && " \
69 "tftp ${fdt_addr_r} ${soc}-colibri-${fdt_board}.dtb && " \
Sanchayan Maityfaf1e622016-12-02 14:28:27 +053070 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053071
Stefan Agner06487fd2019-03-25 17:25:03 +010072#define UBI_BOOTCMD \
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053073 "ubiargs=ubi.mtd=ubi root=ubi0:rootfs rootfstype=ubifs " \
74 "ubi.fm_autoconvert=1\0" \
75 "ubiboot=run setup; " \
76 "setenv bootargs ${defargs} ${ubiargs} ${mtdparts} " \
77 "${setupargs} ${vidargs}; echo Booting from NAND...; " \
Sanchayan Maity3ed82d62016-11-25 16:19:17 +053078 "ubi part ubi && " \
79 "ubi read ${kernel_addr_r} kernel && " \
80 "ubi read ${fdt_addr_r} dtb && " \
Sanchayan Maityfaf1e622016-12-02 14:28:27 +053081 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053082
Stefan Agner304042c2019-03-25 17:25:04 +010083#define CONFIG_BOOTCOMMAND "run ubiboot; " \
84 "setenv fdtfile ${soc}-colibri-${fdt_board}.dtb && run distro_bootcmd;"
Stefan Agner06487fd2019-03-25 17:25:03 +010085
86#define BOOT_TARGET_DEVICES(func) \
87 func(MMC, mmc, 0) \
88 func(USB, usb, 0) \
89 func(DHCP, dhcp, na)
90#include <config_distro_bootcmd.h>
91#undef BOOTENV_RUN_NET_USB_START
92#define BOOTENV_RUN_NET_USB_START ""
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053093
Sanchayan Maitybba97cd2015-04-17 18:56:42 +053094#define DFU_ALT_NAND_INFO "vf-bcb part 0,1;u-boot part 0,2;ubi part 0,4"
95
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053096#define CONFIG_EXTRA_ENV_SETTINGS \
Stefan Agner06487fd2019-03-25 17:25:03 +010097 BOOTENV \
98 MEM_LAYOUT_ENV_SETTINGS \
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053099 NFS_BOOTCMD \
Stefan Agner06487fd2019-03-25 17:25:03 +0100100 UBI_BOOTCMD \
Igor Opaniuk97c42752019-12-09 12:33:32 +0200101 UBOOT_UPDATE \
Stefan Agner06487fd2019-03-25 17:25:03 +0100102 "console=ttyLP0\0" \
Stefan Agner389d6802019-03-25 17:25:07 +0100103 "defargs=user_debug=30\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +0100104 "dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \
105 "fdt_board=eval-v3\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +0100106 "fdt_fixup=;\0" \
Max Krummenacher1fd988a2020-06-16 22:20:05 +0300107 "kernel_image=zImage\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +0100108 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
109 "setsdupdate=mmc rescan && set interface mmc && " \
110 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
111 "source ${loadaddr}\0" \
112 "setup=setenv setupargs console=tty1 console=${console}" \
113 ",${baudrate}n8 ${memargs}\0" \
114 "setupdate=run setsdupdate || run setusbupdate\0" \
115 "setusbupdate=usb start && set interface usb && " \
116 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
117 "source ${loadaddr}\0" \
118 "splashpos=m,m\0" \
119 "video-mode=dcufb:640x480-16@60,monitor=lcd\0"
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530120
121/* Miscellaneous configurable options */
Sanchayan Maityaa5a0d92015-06-08 12:40:41 +0530122#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530123#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
124
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530125#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
126#define CONFIG_SYS_HZ 1000
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530127
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530128/* Physical memory map */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530129#define PHYS_SDRAM (0x80000000)
Marcel Ziswilerc12e4152019-03-25 17:25:02 +0100130#define PHYS_SDRAM_SIZE (256 * SZ_1M)
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530131
132#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
133#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
134#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
135
136#define CONFIG_SYS_INIT_SP_OFFSET \
137 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
138#define CONFIG_SYS_INIT_SP_ADDR \
139 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
140
141/* Environment organization */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530142#ifdef CONFIG_ENV_IS_IN_NAND
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530143#define CONFIG_ENV_RANGE (4 * 64 * 2048)
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530144#endif
145
Sanchayan Maitybba97cd2015-04-17 18:56:42 +0530146/* USB Host Support */
Sanchayan Maitybba97cd2015-04-17 18:56:42 +0530147#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
148#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
149
Sanchayan Maitybba97cd2015-04-17 18:56:42 +0530150/* USB DFU */
Marcel Ziswilerc12e4152019-03-25 17:25:02 +0100151#define CONFIG_SYS_DFU_DATA_BUF_SIZE (SZ_1M)
Sanchayan Maitybba97cd2015-04-17 18:56:42 +0530152
Sanchayan Maitye7b860f2015-04-15 16:24:26 +0530153#endif /* __CONFIG_H */