blob: c1033124026e687f7015942284922f8469cf48cf [file] [log] [blame]
Michael Schwingenbc243452008-01-16 19:51:55 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-3 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#define CONFIG_IXP425 1
30#define CONFIG_ACTUX3 1
31
32#define CONFIG_DISPLAY_CPUINFO 1
33#define CONFIG_DISPLAY_BOARDINFO 1
34
Jean-Christophe PLAGNIOL-VILLARD930590f2009-01-31 09:10:48 +010035#define CONFIG_IXP_SERIAL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020036#define CONFIG_SYS_IXP425_CONSOLE IXP425_UART2
Michael Schwingenbc243452008-01-16 19:51:55 +010037#define CONFIG_BAUDRATE 115200
38#define CONFIG_BOOTDELAY 3
39#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +020040#define CONFIG_BOARD_EARLY_INIT_F 1
41#define CONFIG_SYS_LDSCRIPT "board/actux3/u-boot.lds"
Michael Schwingenbc243452008-01-16 19:51:55 +010042
43/***************************************************************
44 * U-boot generic defines start here.
45 ***************************************************************/
Michael Schwingenbc243452008-01-16 19:51:55 +010046/* Size of malloc() pool */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020047#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
Michael Schwingenbc243452008-01-16 19:51:55 +010048
49/* allow to overwrite serial and ethaddr */
50#define CONFIG_ENV_OVERWRITE
51
52/* Command line configuration. */
53#include <config_cmd_default.h>
54
55#define CONFIG_CMD_ELF
56
57#define CONFIG_BOOTCOMMAND "run boot_flash"
58/* enable passing of ATAGs */
59#define CONFIG_CMDLINE_TAG 1
60#define CONFIG_SETUP_MEMORY_TAGS 1
61#define CONFIG_INITRD_TAG 1
62#define CONFIG_REVISION_TAG 1
63
64#if defined(CONFIG_CMD_KGDB)
65# define CONFIG_KGDB_BAUDRATE 230400
66/* which serial port to use */
67# define CONFIG_KGDB_SER_INDEX 1
68#endif
69
70/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_LONGHELP
72#define CONFIG_SYS_PROMPT "=> "
Michael Schwingenbc243452008-01-16 19:51:55 +010073/* Console I/O Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020074#define CONFIG_SYS_CBSIZE 256
Michael Schwingenbc243452008-01-16 19:51:55 +010075/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Michael Schwingenbc243452008-01-16 19:51:55 +010077/* max number of command args */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020078#define CONFIG_SYS_MAXARGS 16
Michael Schwingenbc243452008-01-16 19:51:55 +010079/* Boot Argument Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Michael Schwingenbc243452008-01-16 19:51:55 +010081
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020082#define CONFIG_SYS_MEMTEST_START 0x00400000
83#define CONFIG_SYS_MEMTEST_END 0x00800000
Michael Schwingenbc243452008-01-16 19:51:55 +010084
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +020085/* timer clock - 2* OSC_IN system clock */
86#define CONFIG_IXP425_TIMER_CLK 66666666
87#define CONFIG_SYS_HZ 1000
Michael Schwingenbc243452008-01-16 19:51:55 +010088
89/* default load address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#define CONFIG_SYS_LOAD_ADDR 0x00010000
Michael Schwingenbc243452008-01-16 19:51:55 +010091
92/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
Michael Schwingenbc243452008-01-16 19:51:55 +010094 115200, 230400 }
95#define CONFIG_SERIAL_RTS_ACTIVE 1
96
97/*
98 * Stack sizes
99 *
100 * The stack sizes are set up in start.S using the settings below
101 */
102#define CONFIG_STACKSIZE (128*1024) /* regular stack */
Michael Schwingenbc243452008-01-16 19:51:55 +0100103
104/* Expansion bus settings */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_EXP_CS0 0xbd113442
Michael Schwingenbc243452008-01-16 19:51:55 +0100106
107/* SDRAM settings */
108#define CONFIG_NR_DRAM_BANKS 1
109#define PHYS_SDRAM_1 0x00000000
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200110#define CONFIG_SYS_SDRAM_BASE 0x00000000
Michael Schwingenbc243452008-01-16 19:51:55 +0100111
112/* 16MB SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_SDR_CONFIG 0x3A
Michael Schwingenbc243452008-01-16 19:51:55 +0100114#define PHYS_SDRAM_1_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
116#define CONFIG_SYS_SDR_MODE_CONFIG 0x1
117#define CONFIG_SYS_DRAM_SIZE 0x01000000
Michael Schwingenbc243452008-01-16 19:51:55 +0100118
119/* FLASH organization */
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200120#define CONFIG_SYS_TEXT_BASE 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_SYS_MAX_FLASH_BANKS 1
Michael Schwingenbc243452008-01-16 19:51:55 +0100122/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_MAX_FLASH_SECT 140
Michael Schwingenbc243452008-01-16 19:51:55 +0100124#define PHYS_FLASH_1 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200125#define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
Michael Schwingenbc243452008-01-16 19:51:55 +0100126
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200127#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
128#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
129#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200130#define CONFIG_BOARD_SIZE_LIMIT 262144
Michael Schwingenbc243452008-01-16 19:51:55 +0100131
132/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200134#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingenbc243452008-01-16 19:51:55 +0100135/* no byte writes on IXP4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Michael Schwingenbc243452008-01-16 19:51:55 +0100137
138/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_FLASH_EMPTY_INFO
Michael Schwingenbc243452008-01-16 19:51:55 +0100140
141/* Ethernet */
142
143/* include IXP4xx NPE support */
144#define CONFIG_IXP4XX_NPE 1
Michael Schwingenbc243452008-01-16 19:51:55 +0100145
146#define CONFIG_NET_MULTI 1
147/* NPE0 PHY address */
148#define CONFIG_PHY_ADDR 0x10
149/* MII PHY management */
150#define CONFIG_MII 1
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200151/* fixed-speed switch without standard PHY registers on MII */
152#define CONFIG_MII_NPE0_FIXEDLINK 1
153#define CONFIG_MII_NPE0_SPEED 100
154#define CONFIG_MII_NPE0_FULLDUPLEX 1
155
Michael Schwingenbc243452008-01-16 19:51:55 +0100156/* Number of ethernet rx buffers & descriptors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_RX_ETH_BUFFER 16
Michael Schwingenbc243452008-01-16 19:51:55 +0100158#define CONFIG_RESET_PHY_R 1
159/* ethernet switch connected to MII port */
160#define CONFIG_MII_ETHSWITCH 1
161
162#define CONFIG_CMD_DHCP
163#define CONFIG_CMD_NET
164#define CONFIG_CMD_MII
165#define CONFIG_CMD_PING
166#undef CONFIG_CMD_NFS
167
168/* BOOTP options */
169#define CONFIG_BOOTP_BOOTFILESIZE
170#define CONFIG_BOOTP_BOOTPATH
171#define CONFIG_BOOTP_GATEWAY
172#define CONFIG_BOOTP_HOSTNAME
173
174/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200175#define CONFIG_SYS_CACHELINE_SIZE 32
Michael Schwingenbc243452008-01-16 19:51:55 +0100176
177/*
178 * environment organization:
179 * one flash sector, embedded in uboot area (bottom bootblock flash)
180 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200181#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200182#define CONFIG_ENV_SIZE 0x2000
183#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_USE_PPCENV 1
Michael Schwingenbc243452008-01-16 19:51:55 +0100185
186#define CONFIG_EXTRA_ENV_SETTINGS \
Jean-Christophe PLAGNIOL-VILLARDb4e2f892009-01-31 09:53:39 +0100187 "npe_ucode=50040000\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100188 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
189 "kerneladdr=50050000\0" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200190 "kernelfile=actux3/uImage\0" \
191 "rootfile=actux3/rootfs\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100192 "rootaddr=50170000\0" \
193 "loadaddr=10000\0" \
194 "updateboot_ser=mw.b 10000 ff 40000;" \
195 " loady ${loadaddr};" \
196 " run eraseboot writeboot\0" \
197 "updateboot_net=mw.b 10000 ff 40000;" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200198 " tftp ${loadaddr} actux3/u-boot.bin;" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100199 " run eraseboot writeboot\0" \
200 "eraseboot=protect off 50000000 50003fff;" \
201 " protect off 50006000 5003ffff;" \
202 " erase 50000000 50003fff;" \
203 " erase 50006000 5003ffff\0" \
204 "writeboot=cp.b 10000 50000000 4000;" \
205 " cp.b 16000 50006000 3a000\0" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200206 "updateucode=loady;" \
207 " era ${npe_ucode} +${filesize};" \
208 " cp.b ${loadaddr} ${npe_ucode} ${filesize}\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100209 "updateroot=tftp ${loadaddr} ${rootfile};" \
210 " era ${rootaddr} +${filesize};" \
211 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
212 "updatekern=tftp ${loadaddr} ${kernelfile};" \
213 " era ${kerneladdr} +${filesize};" \
214 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
215 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
216 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
217 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
218 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200219 "addtty=setenv bootargs ${bootargs} console=ttyS1,${baudrate}\0" \
Michael Schwingenbc243452008-01-16 19:51:55 +0100220 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
221 "boot_flash=run flashargs addtty addeth;" \
222 " bootm ${kerneladdr}\0" \
223 "boot_net=run netargs addtty addeth;" \
224 " tftpboot ${loadaddr} ${kernelfile};" \
225 " bootm\0"
226
Michael Schwingen8b5ab4c2011-05-23 00:00:06 +0200227/* additions for new relocation code, must be added to all boards */
228#define CONFIG_SYS_INIT_SP_ADDR \
229 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
230
Michael Schwingenbc243452008-01-16 19:51:55 +0100231#endif /* __CONFIG_H */