blob: db79e54b5b3023f17bf0ee6a3844cd2509d3ee05 [file] [log] [blame]
Minkyu Kang8bc4ee92009-10-01 17:20:40 +09001/*
2 * (C) Copyright 2009 Samsung Electronics
3 * Minkyu Kang <mk7.kang@samsung.com>
4 * HeungJun Kim <riverful.kim@samsung.com>
5 * Inki Dae <inki.dae@samsung.com>
6 *
7 * Configuation settings for the SAMSUNG SMDKC100 board.
8 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02009 * SPDX-License-Identifier: GPL-2.0+
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090010 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
Albert ARIBAUD37098442016-01-27 08:46:11 +010015#define CONFIG_SYS_CACHELINE_SIZE 64
16
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090017/*
18 * High Level Configuration Options
19 * (easy to change)
20 */
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090021#define CONFIG_SAMSUNG 1 /* in a SAMSUNG core */
Minkyu Kang889a2752010-08-23 19:52:03 +090022#define CONFIG_S5P 1 /* which is in a S5P Family */
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090023#define CONFIG_S5PC100 1 /* which is in a S5PC100 */
24#define CONFIG_SMDKC100 1 /* working with SMDKC100 */
25
26#include <asm/arch/cpu.h> /* get chip and board defs */
27
28#define CONFIG_ARCH_CPU_INIT
29
30#define CONFIG_DISPLAY_CPUINFO
31#define CONFIG_DISPLAY_BOARDINFO
32
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090033/* input clock of PLL: SMDKC100 has 12MHz input clock */
34#define CONFIG_SYS_CLK_FREQ 12000000
35
36/* DRAM Base */
37#define CONFIG_SYS_SDRAM_BASE 0x30000000
38
Minkyu Kang08bcbc42013-08-06 20:57:03 +090039/* Text Base */
40#define CONFIG_SYS_TEXT_BASE 0x34800000
41
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090042#define CONFIG_SETUP_MEMORY_TAGS
43#define CONFIG_CMDLINE_TAG
44#define CONFIG_INITRD_TAG
45#define CONFIG_CMDLINE_EDITING
46
47/*
48 * Size of malloc() pool
49 * 1MB = 0x100000, 0x100000 = 1024 * 1024
50 */
51#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
Simon Glass2ecd7792014-10-07 22:01:52 -060052
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090053/*
54 * select serial console configuration
55 */
56#define CONFIG_SERIAL0 1 /* use SERIAL 0 on SMDKC100 */
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090057
Minkyu Kangdc795a82011-03-10 20:09:43 +090058/* PWM */
59#define CONFIG_PWM 1
60
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090061/* allow to overwrite serial and ethaddr */
62#define CONFIG_ENV_OVERWRITE
63#define CONFIG_BAUDRATE 115200
64
65/***********************************************************
66 * Command definition
67 ***********************************************************/
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090068#undef CONFIG_CMD_NAND
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090069
70#define CONFIG_CMD_CACHE
71#define CONFIG_CMD_REGINFO
72#define CONFIG_CMD_ONENAND
Minkyu Kang8bc4ee92009-10-01 17:20:40 +090073#define CONFIG_CMD_FAT
74#define CONFIG_CMD_MTDPARTS
75
76#define CONFIG_BOOTDELAY 3
77
78#define CONFIG_ZERO_BOOTDELAY_CHECK
79
80#define CONFIG_MTD_DEVICE
81#define CONFIG_MTD_PARTITIONS
82
83#define MTDIDS_DEFAULT "onenand0=s3c-onenand"
84#define MTDPARTS_DEFAULT "mtdparts=s3c-onenand:256k(bootloader)"\
85 ",128k@0x40000(params)"\
86 ",3m@0x60000(kernel)"\
87 ",16m@0x360000(test)"\
88 ",-(UBI)"
89
90#define NORMAL_MTDPARTS_DEFAULT MTDPARTS_DEFAULT
91
92#define CONFIG_BOOTCOMMAND "run ubifsboot"
93
94#define CONFIG_RAMDISK_BOOT "root=/dev/ram0 rw rootfstype=ext2" \
95 " console=ttySAC0,115200n8" \
96 " mem=128M"
97
98#define CONFIG_COMMON_BOOT "console=ttySAC0,115200n8" \
99 " mem=128M " \
100 " " MTDPARTS_DEFAULT
101
102#define CONFIG_BOOTARGS "root=/dev/mtdblock5 ubi.mtd=4" \
103 " rootfstype=cramfs " CONFIG_COMMON_BOOT
104
105#define CONFIG_UPDATEB "updateb=onenand erase 0x0 0x40000;" \
106 " onenand write 0x32008000 0x0 0x40000\0"
107
108#define CONFIG_ENV_OVERWRITE
109#define CONFIG_EXTRA_ENV_SETTINGS \
110 CONFIG_UPDATEB \
111 "updatek=" \
112 "onenand erase 0x60000 0x300000;" \
113 "onenand write 0x31008000 0x60000 0x300000\0" \
114 "updateu=" \
115 "onenand erase block 147-4095;" \
116 "onenand write 0x32000000 0x1260000 0x8C0000\0" \
117 "bootk=" \
118 "onenand read 0x30007FC0 0x60000 0x300000;" \
119 "bootm 0x30007FC0\0" \
120 "flashboot=" \
121 "set bootargs root=/dev/mtdblock${bootblock} " \
122 "rootfstype=${rootfstype} " \
123 "ubi.mtd=${ubiblock} ${opts} " CONFIG_COMMON_BOOT ";" \
124 "run bootk\0" \
125 "ubifsboot=" \
126 "set bootargs root=ubi0!rootfs rootfstype=ubifs " \
127 " ubi.mtd=${ubiblock} ${opts} " CONFIG_COMMON_BOOT "; " \
128 "run bootk\0" \
129 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
130 "android=" \
131 "set bootargs root=ubi0!ramdisk ubi.mtd=${ubiblock} " \
132 "rootfstype=ubifs init=/init.sh " CONFIG_COMMON_BOOT "; " \
133 "run bootk\0" \
134 "nfsboot=" \
135 "set bootargs root=/dev/nfs ubi.mtd=${ubiblock} " \
136 "nfsroot=${nfsroot},nolock " \
137 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
138 "${netmask}:nowplus:usb0:off " CONFIG_COMMON_BOOT "; " \
139 "run bootk\0" \
140 "ramboot=" \
141 "set bootargs " CONFIG_RAMDISK_BOOT \
142 " initrd=0x33000000,8M ramdisk=8192\0" \
143 "rootfstype=cramfs\0" \
144 "mtdparts=" MTDPARTS_DEFAULT "\0" \
145 "meminfo=mem=128M\0" \
146 "nfsroot=/nfsroot/arm\0" \
147 "bootblock=5\0" \
148 "ubiblock=4\0" \
149 "ubi=enabled"
150
151/*
152 * Miscellaneous configurable options
153 */
154#define CONFIG_SYS_LONGHELP /* undef to save memory */
155#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Minkyu Kang8bc4ee92009-10-01 17:20:40 +0900156#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
157#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
158#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
159/* Boot Argument Buffer Size */
160#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
161/* memtest works on */
162#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
163#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5e00000)
164#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE
165
Minkyu Kang8bc4ee92009-10-01 17:20:40 +0900166/* SMDKC100 has 1 banks of DRAM, we use only one in U-Boot */
167#define CONFIG_NR_DRAM_BANKS 1
168#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* SDRAM Bank #1 */
169#define PHYS_SDRAM_1_SIZE (128 << 20) /* 0x8000000, 128 MB Bank #1 */
170
171#define CONFIG_SYS_MONITOR_BASE 0x00000000
172
173/*-----------------------------------------------------------------------
174 * FLASH and environment organization
175 */
176#define CONFIG_SYS_NO_FLASH 1
177
178#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* 256 KiB */
179#define CONFIG_IDENT_STRING " for SMDKC100"
180
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200181#if !defined(CONFIG_NAND_SPL) && (CONFIG_SYS_TEXT_BASE >= 0xc0000000)
Minkyu Kang8bc4ee92009-10-01 17:20:40 +0900182#define CONFIG_ENABLE_MMU
183#endif
184
185#ifdef CONFIG_ENABLE_MMU
186#define CONFIG_SYS_MAPPED_RAM_BASE 0xc0000000
187#else
188#define CONFIG_SYS_MAPPED_RAM_BASE CONFIG_SYS_SDRAM_BASE
189#endif
190
191/*-----------------------------------------------------------------------
192 * Boot configuration
193 */
194#define CONFIG_ENV_IS_IN_ONENAND 1
195#define CONFIG_ENV_SIZE (128 << 10) /* 128KiB, 0x20000 */
196#define CONFIG_ENV_ADDR (256 << 10) /* 256KiB, 0x40000 */
197#define CONFIG_ENV_OFFSET (256 << 10) /* 256KiB, 0x40000 */
198
199#define CONFIG_USE_ONENAND_BOARD_INIT
200#define CONFIG_SAMSUNG_ONENAND 1
201#define CONFIG_SYS_ONENAND_BASE 0xE7100000
202
203#define CONFIG_DOS_PARTITION 1
204
Minkyu Kang98877c32010-11-22 20:26:46 +0900205#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - 0x1000000)
206
Naveen Krishna CH2528dc52010-03-05 17:16:05 +0900207/*
208 * Ethernet Contoller driver
209 */
210#ifdef CONFIG_CMD_NET
Naveen Krishna CH2528dc52010-03-05 17:16:05 +0900211#define CONFIG_SMC911X 1 /* we have a SMC9115 on-board */
212#define CONFIG_SMC911X_16_BIT 1 /* SMC911X_16_BIT Mode */
213#define CONFIG_SMC911X_BASE 0x98800300 /* SMC911X Drive Base */
214#define CONFIG_ENV_SROM_BANK 3 /* Select SROM Bank-3 for Ethernet*/
215#endif /* CONFIG_CMD_NET */
216
Simon Glass93327f62014-10-07 22:01:51 -0600217#define CONFIG_OF_LIBFDT
218
Simon Glassd010fac2014-10-20 19:48:35 -0600219
Minkyu Kang8bc4ee92009-10-01 17:20:40 +0900220#endif /* __CONFIG_H */