blob: 89cc8ad93070f56349484eddb9ee91efcf0a734d [file] [log] [blame]
TsiChung Liew8e585f02007-06-18 13:50:13 -05001/*
2 *
3 * (C) Copyright 2000-2003
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
7 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29#include <watchdog.h>
30#include <command.h>
31
TsiChungLiew7a17e752007-07-05 23:01:22 -050032#include <asm/immap.h>
TsiChung Liew8e585f02007-06-18 13:50:13 -050033
Wolfgang Denk1218abf2007-09-15 20:48:41 +020034DECLARE_GLOBAL_DATA_PTR;
35
TsiChung Liew8e585f02007-06-18 13:50:13 -050036int do_reset(cmd_tbl_t * cmdtp, bd_t * bd, int flag, int argc, char *argv[])
37{
TsiChungLiew248c7c12007-11-07 17:56:15 -060038 volatile rcm_t *rcm = (rcm_t *) (MMAP_RCM);
TsiChung Liew8e585f02007-06-18 13:50:13 -050039
TsiChung Liew8e585f02007-06-18 13:50:13 -050040 udelay(1000);
TsiChungLiew248c7c12007-11-07 17:56:15 -060041 rcm->rcr |= RCM_RCR_SOFTRST;
TsiChung Liew8e585f02007-06-18 13:50:13 -050042
43 /* we don't return! */
44 return 0;
45};
46
47int checkcpu(void)
48{
TsiChung Liew8e585f02007-06-18 13:50:13 -050049 volatile ccm_t *ccm = (ccm_t *) MMAP_CCM;
50 u16 msk;
51 u16 id = 0;
52 u8 ver;
53
54 puts("CPU: ");
55 msk = (ccm->cir >> 6);
56 ver = (ccm->cir & 0x003f);
57 switch (msk) {
58 case 0x54:
59 id = 5329;
60 break;
61 case 0x59:
62 id = 5328;
63 break;
64 case 0x61:
65 id = 5327;
66 break;
67 }
68
69 if (id) {
70 printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
71 ver);
72 printf(" CPU CLK %d Mhz BUS CLK %d Mhz\n",
73 (int)(gd->cpu_clk / 1000000),
74 (int)(gd->bus_clk / 1000000));
75 }
76
77 return 0;
78};
79
80#if defined(CONFIG_WATCHDOG)
81/* Called by macro WATCHDOG_RESET */
82void watchdog_reset(void)
83{
84 volatile wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
85
86 wdp->sr = 0x5555; /* Count register */
87}
88
89int watchdog_disable(void)
90{
91 volatile wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
92
93 /* UserManual, once the wdog is disabled, wdog cannot be re-enabled */
94 wdp->cr |= WTM_WCR_HALTED; /* halted watchdog timer */
95
96 puts("WATCHDOG:disabled\n");
97 return (0);
98}
99
100int watchdog_init(void)
101{
102 volatile wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
103 u32 wdog_module = 0;
104
105 /* set timeout and enable watchdog */
106 wdog_module = ((CFG_CLK / 1000) * CONFIG_WATCHDOG_TIMEOUT);
107 wdog_module |= (wdog_module / 8192);
108 wdp->mr = wdog_module;
109
110 wdp->cr = WTM_WCR_EN;
111 puts("WATCHDOG:enabled\n");
112
113 return (0);
114}
TsiChungLiew7a17e752007-07-05 23:01:22 -0500115#endif /* CONFIG_WATCHDOG */