blob: 806456fe8ad5ec4c140c8e49a9dc9caf167077e1 [file] [log] [blame]
Naveen Krishna CH01802e02010-03-05 17:15:38 +09001/*
2 * Copyright (C) 2010 Samsung Electronics
3 * Naveen Krishna Ch <ch.naveen@samsung.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Naveen Krishna CH01802e02010-03-05 17:15:38 +09006 */
7
8#include <common.h>
9#include <asm/io.h>
Chander Kashyapb0ad8622011-04-14 19:05:18 +000010#include <asm/arch/sromc.h>
Naveen Krishna CH01802e02010-03-05 17:15:38 +090011
12/*
Chander Kashyapb0ad8622011-04-14 19:05:18 +000013 * s5p_config_sromc() - select the proper SROMC Bank and configure the
14 * band width control and bank control registers
15 * srom_bank - SROM
16 * srom_bw_conf - SMC Band witdh reg configuration value
17 * srom_bc_conf - SMC Bank Control reg configuration value
Naveen Krishna CH01802e02010-03-05 17:15:38 +090018 */
Chander Kashyapb0ad8622011-04-14 19:05:18 +000019void s5p_config_sromc(u32 srom_bank, u32 srom_bw_conf, u32 srom_bc_conf)
Naveen Krishna CH01802e02010-03-05 17:15:38 +090020{
21 u32 tmp;
Chander Kashyapb0ad8622011-04-14 19:05:18 +000022 struct s5p_sromc *srom =
23 (struct s5p_sromc *)samsung_get_base_sromc();
Naveen Krishna CH01802e02010-03-05 17:15:38 +090024
25 /* Configure SMC_BW register to handle proper SROMC bank */
26 tmp = srom->bw;
27 tmp &= ~(0xF << (srom_bank * 4));
Chander Kashyapb0ad8622011-04-14 19:05:18 +000028 tmp |= srom_bw_conf;
Naveen Krishna CH01802e02010-03-05 17:15:38 +090029 srom->bw = tmp;
30
31 /* Configure SMC_BC register */
Chander Kashyapb0ad8622011-04-14 19:05:18 +000032 srom->bc[srom_bank] = srom_bc_conf;
Naveen Krishna CH01802e02010-03-05 17:15:38 +090033}