Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 9b5f9aeb3b48dbc059272168635a397ea5096a31 / . / configs / kontron_sl28_defconfig
blob: bf252923716dc496b8491440cbab2739b211bba4 [file] [log] [blame]
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]1CONFIG_ARM=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]3CONFIG_TARGET_SL28=y
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x202000
5CONFIG_SYS_MALLOC_F_LEN=0x4000
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
9CONFIG_ENV_SIZE=0x2000
10CONFIG_ENV_OFFSET=0x3e0000
11CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1028a-kontron-sl28"
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]13CONFIG_SPL_TEXT_BASE=0x18010000
14CONFIG_SYS_FSL_SDHC_CLK_DIV=1
Simon Glass2a736062021-08-08 12:20:12 -0600[diff] [blame]15CONFIG_SPL_SERIAL=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]16CONFIG_SPL_SIZE_LIMIT=0x20000
17CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x0
18CONFIG_SPL=y
19CONFIG_ENV_OFFSET_REDUND=0x3f0000
20CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassea2ca7e2021-08-08 12:20:14 -0600[diff] [blame]21CONFIG_SPL_SPI=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]22# CONFIG_PSCI_RESET is not set
Michael Walle20759b22022-04-25 09:25:08 +0530[diff] [blame]23CONFIG_ARMV8_PSCI=y
24CONFIG_ARMV8_PSCI_RELOCATE=y
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]25CONFIG_SYS_LOAD_ADDR=0x82000000
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]26CONFIG_AHCI=y
27CONFIG_DISTRO_DEFAULTS=y
Tom Rini54c5c2b2022-01-24 21:08:41 +0000[diff] [blame]28CONFIG_MP=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]29CONFIG_FIT=y
30CONFIG_SPL_LOAD_FIT=y
31# CONFIG_USE_SPL_FIT_GENERATOR is not set
32CONFIG_OF_BOARD_SETUP=y
33CONFIG_OF_STDOUT_VIA_ALIAS=y
34CONFIG_BOOTDELAY=10
35CONFIG_USE_BOOTARGS=y
36CONFIG_BOARD_LATE_INIT=y
37CONFIG_PCI_INIT_R=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]38CONFIG_SPL_MAX_SIZE=0x20000
Tom Rini9b5f9ae2022-05-19 15:09:22 -0400[diff] [blame^]39CONFIG_SPL_BSS_MAX_SIZE=0x100000
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]40CONFIG_SPL_BOARD_INIT=y
Simon Glass6f004ad2021-08-08 12:20:16 -0600[diff] [blame]41CONFIG_SPL_MPC8XXX_INIT_DDR=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]42CONFIG_SPL_SPI_LOAD=y
Tom Rini3e5b62f2021-08-10 15:08:46 -0400[diff] [blame]43CONFIG_SYS_SPI_U_BOOT_OFFS=0x230000
Tom Rinid31466b2022-05-11 18:01:06 -0400[diff] [blame]44CONFIG_SYS_CBSIZE=256
Tom Rinid0ee7f22022-05-11 17:38:09 -0400[diff] [blame]45CONFIG_SYS_PBSIZE=276
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]46CONFIG_CMD_ASKENV=y
47CONFIG_CMD_GREPENV=y
48CONFIG_CMD_NVEDIT_EFI=y
Michael Walle12d2b422021-10-15 15:15:25 +0200[diff] [blame]49CONFIG_CMD_DFU=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]50CONFIG_CMD_DM=y
Michael Walle34502f72021-11-15 23:45:47 +0100[diff] [blame]51CONFIG_CMD_GPIO=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]52CONFIG_CMD_GPT=y
53CONFIG_CMD_I2C=y
54CONFIG_CMD_MMC=y
55CONFIG_CMD_PCI=y
56CONFIG_CMD_USB=y
Michael Walle12d2b422021-10-15 15:15:25 +0200[diff] [blame]57CONFIG_CMD_USB_MASS_STORAGE=y
Michael Walle34502f72021-11-15 23:45:47 +0100[diff] [blame]58CONFIG_CMD_WDT=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]59CONFIG_CMD_CACHE=y
60CONFIG_CMD_EFIDEBUG=y
61CONFIG_CMD_RNG=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]62CONFIG_OF_CONTROL=y
63CONFIG_SPL_OF_CONTROL=y
Michael Walle554a8532022-02-25 18:21:56 +0530[diff] [blame]64CONFIG_OF_LIST="fsl-ls1028a-kontron-sl28 fsl-ls1028a-kontron-sl28-var1 fsl-ls1028a-kontron-sl28-var2 fsl-ls1028a-kontron-sl28-var3 fsl-ls1028a-kontron-sl28-var4"
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]65CONFIG_ENV_OVERWRITE=y
66CONFIG_ENV_IS_IN_SPI_FLASH=y
67CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini0b956e32022-03-18 08:38:25 -0400[diff] [blame]68CONFIG_SYS_RX_ETH_BUFFER=8
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]69CONFIG_SPL_DM_SEQ_ALIAS=y
Simon Glass6edb5dd2022-01-31 07:49:33 -0700[diff] [blame]70CONFIG_SATA=y
Tom Rinicccc4ab2022-02-08 23:50:55 +0000[diff] [blame]71CONFIG_SCSI_AHCI=y
Michael Walle805b2422021-01-08 00:08:59 +0100[diff] [blame]72CONFIG_SATA_CEVA=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]73CONFIG_FSL_CAAM=y
74CONFIG_SYS_FSL_DDR3=y
Tom Rini95372162021-08-21 13:50:18 -0400[diff] [blame]75CONFIG_DDR_ECC=y
76CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Michael Walleed302542021-11-09 14:48:51 +0530[diff] [blame]77CONFIG_DFU_MMC=y
78CONFIG_DFU_SF=y
Michael Walle34502f72021-11-15 23:45:47 +0100[diff] [blame]79CONFIG_SL28CPLD_GPIO=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]80CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]81CONFIG_I2C_MUX=y
Michael Walle34502f72021-11-15 23:45:47 +0100[diff] [blame]82CONFIG_SL28CPLD=y
Michael Walle1fc93462021-03-17 15:01:38 +0100[diff] [blame]83CONFIG_MMC_HS400_SUPPORT=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]84CONFIG_FSL_ESDHC=y
85CONFIG_FSL_ESDHC_SUPPORT_ADMA2=y
Michael Walle46fdf762020-12-09 10:53:26 +0100[diff] [blame]86# CONFIG_SPI_FLASH_UNLOCK_ALL is not set
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]87CONFIG_SPI_FLASH_WINBOND=y
88# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
89CONFIG_PHYLIB=y
90CONFIG_PHY_ATHEROS=y
Tom Rini20ecfbe2021-03-02 09:36:23 -0500[diff] [blame]91CONFIG_PHY_FIXED=y
Tom Rini20ecfbe2021-03-02 09:36:23 -0500[diff] [blame]92CONFIG_DM_DSA=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]93CONFIG_PHY_GIGE=y
94CONFIG_E1000=y
Alex Margineand0034342021-01-25 14:23:57 +0200[diff] [blame]95CONFIG_MSCC_FELIX_SWITCH=y
Mark Kettenis045474b2022-01-22 20:38:11 +0100[diff] [blame]96CONFIG_NVME_PCI=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]97CONFIG_PCIE_ECAM_GENERIC=y
98CONFIG_PCIE_LAYERSCAPE_RC=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]99CONFIG_RTC_RV8803=y
100CONFIG_SCSI=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]101CONFIG_SYS_NS16550=y
102CONFIG_SPI=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]103CONFIG_FSL_DSPI=y
104CONFIG_NXP_FSPI=y
105CONFIG_USB=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]106# CONFIG_SPL_DM_USB is not set
Michael Walle12d2b422021-10-15 15:15:25 +0200[diff] [blame]107CONFIG_DM_USB_GADGET=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]108CONFIG_USB_XHCI_HCD=y
Michael Wallef6cc9da2021-10-15 15:15:24 +0200[diff] [blame]109# CONFIG_USB_XHCI_FSL is not set
110CONFIG_USB_DWC3=y
111CONFIG_USB_DWC3_LAYERSCAPE=y
Michael Walle12d2b422021-10-15 15:15:25 +0200[diff] [blame]112CONFIG_USB_GADGET=y
113CONFIG_USB_GADGET_DOWNLOAD=y
Michael Walle34502f72021-11-15 23:45:47 +0100[diff] [blame]114# CONFIG_WATCHDOG is not set
115# CONFIG_WATCHDOG_AUTOSTART is not set
116CONFIG_WDT=y
117CONFIG_WDT_SL28CPLD=y
Michael Walle2ba8a442021-11-15 23:45:48 +0100[diff] [blame]118CONFIG_WDT_SP805=y
Michael Walle4ceb5c62020-10-15 23:08:57 +0200[diff] [blame]119CONFIG_OF_LIBFDT_ASSUME_MASK=0x0
120CONFIG_OF_LIBFDT_OVERLAY=y
Michael Walle9e91bb02021-09-29 13:39:09 +0200[diff] [blame]121CONFIG_EFI_SET_TIME=y
Michael Walleed302542021-11-09 14:48:51 +0530[diff] [blame]122CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y
Michael Walleed302542021-11-09 14:48:51 +0530[diff] [blame]123CONFIG_EFI_CAPSULE_FIRMWARE_FIT=y