blob: 87607bd48983dcf5974ff8b3690eb05072e3f80a [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Ilya Yanokbc8f8c22010-09-17 23:41:50 +02002/*
3 * Copyright (C) 2010 Freescale Semiconductor, Inc.
4 * Copyright (C) 2010 Ilya Yanok, Emcraft Systems, yanok@emcraft.com
Ilya Yanokbc8f8c22010-09-17 23:41:50 +02005 */
6
7#include <common.h>
8#include <i2c.h>
Simon Glass2cf431c2019-11-14 12:57:47 -07009#include <init.h>
Simon Glass90526e92020-05-10 11:39:56 -060010#include <net.h>
Simon Glassc05ed002020-05-10 11:40:11 -060011#include <linux/delay.h>
Masahiro Yamadab08c8c42018-03-05 01:20:11 +090012#include <linux/libfdt.h>
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020013#include <fdt_support.h>
14#include <pci.h>
15#include <mpc83xx.h>
16#include <netdev.h>
17#include <asm/io.h>
18#include <asm/fsl_serdes.h>
19#include <asm/fsl_mpc83xx_serdes.h>
20
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020021int checkboard(void)
22{
23 printf("Board: MPC8308 P1M\n");
24
25 return 0;
26}
27
28static struct pci_region pcie_regions_0[] = {
29 {
30 .bus_start = CONFIG_SYS_PCIE1_MEM_BASE,
31 .phys_start = CONFIG_SYS_PCIE1_MEM_PHYS,
32 .size = CONFIG_SYS_PCIE1_MEM_SIZE,
33 .flags = PCI_REGION_MEM,
34 },
35 {
36 .bus_start = CONFIG_SYS_PCIE1_IO_BASE,
37 .phys_start = CONFIG_SYS_PCIE1_IO_PHYS,
38 .size = CONFIG_SYS_PCIE1_IO_SIZE,
39 .flags = PCI_REGION_IO,
40 },
41};
42
43void pci_init_board(void)
44{
45 immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
46 sysconf83xx_t *sysconf = &immr->sysconf;
47 law83xx_t *pcie_law = sysconf->pcielaw;
48 struct pci_region *pcie_reg[] = { pcie_regions_0 };
49
50 fsl_setup_serdes(CONFIG_FSL_SERDES1, FSL_SERDES_PROTO_PEX,
51 FSL_SERDES_CLK_100, FSL_SERDES_VDD_1V);
52
53 /* Deassert the resets in the control register */
54 out_be32(&sysconf->pecr1, 0xE0008000);
55 udelay(2000);
56
57 /* Configure PCI Express Local Access Windows */
58 out_be32(&pcie_law[0].bar, CONFIG_SYS_PCIE1_BASE & LAWBAR_BAR);
59 out_be32(&pcie_law[0].ar, LBLAWAR_EN | LBLAWAR_512MB);
60
Peter Tyser6aa3d3b2010-09-14 19:13:50 -050061 mpc83xx_pcie_init(1, pcie_reg);
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020062}
63
64#if defined(CONFIG_OF_BOARD_SETUP)
Masahiro Yamadab75d8dc2020-06-26 15:13:33 +090065int ft_board_setup(void *blob, struct bd_info *bd)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020066{
67 ft_cpu_setup(blob, bd);
Sriram Dasha5c289b2016-09-16 17:12:15 +053068 fsl_fdt_fixup_dr_usb(blob, bd);
Simon Glasse895a4b2014-10-23 18:58:47 -060069
70 return 0;
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020071}
72#endif
73
Masahiro Yamadab75d8dc2020-06-26 15:13:33 +090074int board_eth_init(struct bd_info *bis)
Ilya Yanokbc8f8c22010-09-17 23:41:50 +020075{
76 int rv, num_if = 0;
77
78 /* Initialize TSECs first */
79 rv = cpu_eth_init(bis);
80 if (rv >= 0)
81 num_if += rv;
82 else
83 printf("ERROR: failed to initialize TSECs.\n");
84
85 rv = pci_eth_init(bis);
86 if (rv >= 0)
87 num_if += rv;
88 else
89 printf("ERROR: failed to initialize PCI Ethernet.\n");
90
91 return num_if;
92}