blob: 726505821f027b113c560cc9b092d53b4a9d0031 [file] [log] [blame]
Marek Vasutbb333032014-12-30 21:08:57 +01001/*
2 * Copyright (C) 2013 Altera Corporation <www.altera.com>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#include "socfpga_arria5.dtsi"
8
9/ {
10 model = "Altera SOCFPGA Arria V SoC Development Kit";
11 compatible = "altr,socfpga-arria5", "altr,socfpga";
12
13 chosen {
14 bootargs = "console=ttyS0,115200";
15 };
16
17 memory {
18 name = "memory";
19 device_type = "memory";
20 reg = <0x0 0x40000000>; /* 1GB */
21 };
22
23 aliases {
Stefan Roese84f841c2016-04-18 14:22:04 +020024 /* this allow the ethaddr uboot environment variable contents
Marek Vasutb09b72d2015-07-21 11:25:14 +020025 * to be added to the gmac1 device tree blob.
26 */
Marek Vasutbb333032014-12-30 21:08:57 +010027 ethernet0 = &gmac1;
Marek Vasut70311e62015-12-05 19:24:22 +010028 udc0 = &usb1;
Marek Vasutbb333032014-12-30 21:08:57 +010029 };
30
31 regulator_3_3v: 3-3-v-regulator {
32 compatible = "regulator-fixed";
33 regulator-name = "3.3V";
34 regulator-min-microvolt = <3300000>;
35 regulator-max-microvolt = <3300000>;
36 };
Marek Vasut476a3602015-08-19 07:43:19 +020037
38 soc {
39 u-boot,dm-pre-reloc;
40 };
Marek Vasutbb333032014-12-30 21:08:57 +010041};
42
43&gmac1 {
44 status = "okay";
45 phy-mode = "rgmii";
46
47 rxd0-skew-ps = <0>;
48 rxd1-skew-ps = <0>;
49 rxd2-skew-ps = <0>;
50 rxd3-skew-ps = <0>;
51 txen-skew-ps = <0>;
52 txc-skew-ps = <2600>;
53 rxdv-skew-ps = <0>;
54 rxc-skew-ps = <2000>;
55};
56
57&i2c0 {
58 status = "okay";
59
60 eeprom@51 {
61 compatible = "atmel,24c32";
62 reg = <0x51>;
63 pagesize = <32>;
64 };
65
66 rtc@68 {
67 compatible = "dallas,ds1339";
68 reg = <0x68>;
69 };
70};
71
72&mmc0 {
73 vmmc-supply = <&regulator_3_3v>;
74 vqmmc-supply = <&regulator_3_3v>;
Marek Vasut476a3602015-08-19 07:43:19 +020075 bus-width = <4>;
76 u-boot,dm-pre-reloc;
Marek Vasutbb333032014-12-30 21:08:57 +010077};
78
79&usb1 {
80 status = "okay";
81};
Pavel Macheke5c57ee2015-04-25 21:36:16 +020082
83&qspi {
84 status = "okay";
Marek Vasuta1d4e962016-02-11 15:53:51 +010085 u-boot,dm-pre-reloc;
Pavel Macheke5c57ee2015-04-25 21:36:16 +020086
87 flash0: n25q00@0 {
Marek Vasuta1d4e962016-02-11 15:53:51 +010088 u-boot,dm-pre-reloc;
Pavel Macheke5c57ee2015-04-25 21:36:16 +020089 #address-cells = <1>;
90 #size-cells = <1>;
91 compatible = "n25q00";
92 reg = <0>; /* chip select */
93 spi-max-frequency = <50000000>;
94 m25p,fast-read;
95 page-size = <256>;
96 block-size = <16>; /* 2^16, 64KB */
97 read-delay = <4>; /* delay value in read data capture register */
98 tshsl-ns = <50>;
99 tsd2d-ns = <50>;
100 tchsh-ns = <4>;
101 tslch-ns = <4>;
102 };
103};