blob: f321ad2dbc3ff5950c50a583a7440b3a8b9a1324 [file] [log] [blame]
Stefano Babicf8f8acd2010-07-06 19:32:09 +02001/*
2 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
3 *
4 * (C) Copyright 2009 Freescale Semiconductor, Inc.
5 *
6 * Configuration settings for the MX51-3Stack Freescale board.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
Stefano Babicf8f8acd2010-07-06 19:32:09 +020027
28#define CONFIG_MX51 /* in a mx51 */
Fabio Estevamc02d8282011-05-10 08:13:56 +000029#define CONFIG_SYS_TEXT_BASE 0x97800000
Stefano Babicf8f8acd2010-07-06 19:32:09 +020030
Liu Hui-R64343595f3e52011-01-03 22:27:35 +000031#include <asm/arch/imx-regs.h>
32
Jason Liuff9f4752010-10-18 11:09:26 +080033#define CONFIG_SYS_MX5_HCLK 24000000
34#define CONFIG_SYS_MX5_CLK32 32768
Stefano Babicf8f8acd2010-07-06 19:32:09 +020035#define CONFIG_DISPLAY_CPUINFO
36#define CONFIG_DISPLAY_BOARDINFO
37
38#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Stefano Babicf8f8acd2010-07-06 19:32:09 +020039#define CONFIG_SETUP_MEMORY_TAGS
40#define CONFIG_INITRD_TAG
Helmut Raiger9660e442011-10-20 04:19:47 +000041#define CONFIG_BOARD_LATE_INIT
Stefano Babicf8f8acd2010-07-06 19:32:09 +020042
Stefano Babic1cf820f2011-10-27 14:30:27 +020043#ifndef MACH_TYPE_TTC_VISION2
44#define MACH_TYPE_TTC_VISION2 2775
45#endif
Fabio Estevamdb545e42011-09-23 02:50:51 +000046#define CONFIG_MACH_TYPE MACH_TYPE_TTC_VISION2
47
Stefano Babicf8f8acd2010-07-06 19:32:09 +020048/*
49 * Size of malloc() pool
50 */
Stefano Babice9934f02011-09-28 11:21:15 +020051#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
Stefano Babicf8f8acd2010-07-06 19:32:09 +020052
Stefano Babicf8f8acd2010-07-06 19:32:09 +020053/*
54 * Hardware drivers
55 */
56#define CONFIG_MXC_UART
57#define CONFIG_SYS_MX51_UART3
58#define CONFIG_MXC_GPIO
59#define CONFIG_MXC_SPI
60#define CONFIG_HW_WATCHDOG
61
62 /*
63 * SPI Configs
64 * */
65#define CONFIG_FSL_SF
66#define CONFIG_CMD_SF
67
68#define CONFIG_SPI_FLASH
69#define CONFIG_SPI_FLASH_STMICRO
70
71/*
72 * Use gpio 4 pin 25 as chip select for SPI flash
73 * This corresponds to gpio 121
74 */
75#define CONFIG_SPI_FLASH_CS (1 | (121 << 8))
76#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
77#define CONFIG_SF_DEFAULT_SPEED 25000000
78
79#define CONFIG_ENV_SPI_CS (1 | (121 << 8))
80#define CONFIG_ENV_SPI_BUS 0
81#define CONFIG_ENV_SPI_MAX_HZ 25000000
82#define CONFIG_ENV_SPI_MODE SPI_MODE_0
83
84#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
85#define CONFIG_ENV_SECT_SIZE (1 * 64 * 1024)
86#define CONFIG_ENV_SIZE (4 * 1024)
87
88#define CONFIG_FSL_ENV_IN_SF
89#define CONFIG_ENV_IS_IN_SPI_FLASH
90
91/* PMIC Controller */
Stefano Babicbac395e2011-10-02 12:58:03 +020092#define CONFIG_PMIC
93#define CONFIG_PMIC_SPI
94#define CONFIG_PMIC_FSL
Stefano Babicf8f8acd2010-07-06 19:32:09 +020095#define CONFIG_FSL_PMIC_BUS 0
96#define CONFIG_FSL_PMIC_CS 0
97#define CONFIG_FSL_PMIC_CLK 2500000
98#define CONFIG_FSL_PMIC_MODE SPI_MODE_0
Stefano Babicbac395e2011-10-02 12:58:03 +020099#define CONFIG_FSL_PMIC_BITLEN 32
Fabio Estevam4e8b7542011-10-24 06:44:15 +0000100#define CONFIG_RTC_MC13XXX
Stefano Babicf8f8acd2010-07-06 19:32:09 +0200101
102/*
103 * MMC Configs
104 */
105#define CONFIG_FSL_ESDHC
106#ifdef CONFIG_FSL_ESDHC
107#define CONFIG_SYS_FSL_ESDHC_ADDR (0x70004000)
108#define CONFIG_SYS_FSL_ESDHC_NUM 1
109
110#define CONFIG_MMC
111
112#define CONFIG_CMD_MMC
113#define CONFIG_GENERIC_MMC
114#define CONFIG_CMD_FAT
115#define CONFIG_DOS_PARTITION
116#endif
117
118#define CONFIG_CMD_DATE
119
120/*
121 * Eth Configs
122 */
123#define CONFIG_HAS_ETH1
Stefano Babicf8f8acd2010-07-06 19:32:09 +0200124#define CONFIG_MII
125#define CONFIG_DISCOVER_PHY
126
127#define CONFIG_FEC_MXC
128#define IMX_FEC_BASE FEC_BASE_ADDR
129#define CONFIG_FEC_MXC_PHYADDR 0x1F
130
131#define CONFIG_CMD_PING
132#define CONFIG_CMD_MII
133#define CONFIG_CMD_NET
134
135/* allow to overwrite serial and ethaddr */
136#define CONFIG_ENV_OVERWRITE
137#define CONFIG_CONS_INDEX 3
138#define CONFIG_BAUDRATE 115200
139#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
140
141/***********************************************************
142 * Command definition
143 ***********************************************************/
144
145#include <config_cmd_default.h>
146
147#define CONFIG_CMD_SPI
148#undef CONFIG_CMD_IMLS
149
150#define CONFIG_BOOTDELAY 3
151
152#define CONFIG_LOADADDR 0x90800000 /* loadaddr env var */
153
154#define CONFIG_EXTRA_ENV_SETTINGS \
155 "netdev=eth0\0" \
156 "loadaddr=0x90800000\0"
157
158/*
159 * Miscellaneous configurable options
160 */
161#define CONFIG_SYS_LONGHELP
162#define CONFIG_SYS_PROMPT "Vision II U-boot > "
163#define CONFIG_AUTO_COMPLETE
164#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
165
166/* Print Buffer Size */
167#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
168 sizeof(CONFIG_SYS_PROMPT) + 16)
169#define CONFIG_SYS_MAXARGS 64 /* max number of command args */
170#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
171
172#define CONFIG_SYS_MEMTEST_START 0x90000000
173#define CONFIG_SYS_MEMTEST_END 0x10000
174
175#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
176
177#define CONFIG_SYS_HZ 1000
178#define CONFIG_CMDLINE_EDITING
179#define CONFIG_SYS_HUSH_PARSER
180#define CONFIG_SYS_PROMPT_HUSH_PS2 "Vision II U-boot > "
181
182/*
183 * Stack sizes
184 */
185#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
186
187/*
188 * Physical Memory Map
189 */
190#define CONFIG_NR_DRAM_BANKS 2
191#define PHYS_SDRAM_1 CSD0_BASE_ADDR
192#define PHYS_SDRAM_1_SIZE (256 * 1024 * 1024)
193#define PHYS_SDRAM_2 CSD1_BASE_ADDR
194#define PHYS_SDRAM_2_SIZE (256 * 1024 * 1024)
Stefano Babic43883dc2011-01-21 17:39:03 +0100195#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
196#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
197#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
Stefano Babicf8f8acd2010-07-06 19:32:09 +0200198
Stefano Babic43883dc2011-01-21 17:39:03 +0100199#define CONFIG_SYS_INIT_SP_OFFSET \
200 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
201#define CONFIG_SYS_INIT_SP_ADDR \
202 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
203
Stefano Babicf8f8acd2010-07-06 19:32:09 +0200204#define CONFIG_BOARD_EARLY_INIT_F
205
206/* 166 MHz DDR RAM */
207#define CONFIG_SYS_DDR_CLKSEL 0
208#define CONFIG_SYS_CLKTL_CBCDR 0x19239100
209
210#define CONFIG_SYS_NO_FLASH
211
Stefano Babica0152c42010-10-21 10:34:39 +0200212/*
213 * Framebuffer and LCD
214 */
215#define CONFIG_PREBOOT
Stefano Babice9934f02011-09-28 11:21:15 +0200216#define CONFIG_VIDEO
Stefano Babica0152c42010-10-21 10:34:39 +0200217#define CONFIG_VIDEO_MX5
Stefano Babice9934f02011-09-28 11:21:15 +0200218#define CONFIG_CFB_CONSOLE
219#define CONFIG_VGA_AS_SINGLE_DEVICE
220#define CONFIG_VIDEO_BMP_RLE8
Stefano Babica0152c42010-10-21 10:34:39 +0200221#define CONFIG_SPLASH_SCREEN
222#define CONFIG_CMD_BMP
223#define CONFIG_BMP_16BPP
224
Stefano Babicf8f8acd2010-07-06 19:32:09 +0200225#endif /* __CONFIG_H */