blob: d9f5f43c3cdb3b7dd0de916b367a8bed4f54e8e5 [file] [log] [blame]
TsiChungLiewc8758102008-01-14 17:46:19 -06001/*
2 *
3 * (C) Copyright 2000-2003
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
7 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29#include <watchdog.h>
30#include <command.h>
31
32#include <asm/immap.h>
33
34DECLARE_GLOBAL_DATA_PTR;
35
36int do_reset(cmd_tbl_t * cmdtp, bd_t * bd, int flag, int argc, char *argv[])
37{
38 volatile rcm_t *rcm = (rcm_t *) (MMAP_RCM);
39 udelay(1000);
40 rcm->rcr |= RCM_RCR_SOFTRST;
41
42 /* we don't return! */
43 return 0;
44};
45
46int checkcpu(void)
47{
48 volatile ccm_t *ccm = (ccm_t *) MMAP_CCM;
49 u16 msk;
50 u16 id = 0;
51 u8 ver;
52
53 puts("CPU: ");
54 msk = (ccm->cir >> 6);
55 ver = (ccm->cir & 0x003f);
56 switch (msk) {
57 case 0x6c:
58 id = 52277;
59 break;
60 }
61
62 if (id) {
Wolfgang Denk08ef89e2008-10-19 02:35:49 +020063 char buf1[32], buf2[32], buf3[32];
64
TsiChungLiewc8758102008-01-14 17:46:19 -060065 printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
66 ver);
Wolfgang Denk08ef89e2008-10-19 02:35:49 +020067 printf(" CPU CLK %s MHz BUS CLK %s MHz FLB CLK %s MHz\n",
TsiChung Liew1b270842008-10-22 11:55:30 +000068 strmhz(buf1, gd->cpu_clk),
69 strmhz(buf2, gd->bus_clk),
70 strmhz(buf3, gd->flb_clk));
Wolfgang Denk08ef89e2008-10-19 02:35:49 +020071 printf(" INP CLK %s MHz VCO CLK %s MHz\n",
TsiChung Liew1b270842008-10-22 11:55:30 +000072 strmhz(buf1, gd->inp_clk),
73 strmhz(buf2, gd->vco_clk));
TsiChungLiewc8758102008-01-14 17:46:19 -060074 }
75
76 return 0;
77}