blob: 792eccc15450e755cff63f1683527c360acb9926 [file] [log] [blame]
wdenk7d393ae2002-10-25 21:08:05 +00001/*
2 * (C) Copyright 2001
3 * Denis Peter, MPL AG Switzerland, d.peter@mpl.ch
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 *
24 * TODO: clean-up
25 */
26
27#include <common.h>
28#include "pip405.h"
29#include <asm/processor.h>
30#include <i2c.h>
Jean-Christophe PLAGNIOL-VILLARD28c34502009-05-16 12:14:56 +020031#include <stdio_dev.h>
wdenk7d393ae2002-10-25 21:08:05 +000032#include "../common/isa.h"
33#include "../common/common_util.h"
34
Wolfgang Denkd87080b2006-03-31 18:32:53 +020035DECLARE_GLOBAL_DATA_PTR;
36
wdenk7d393ae2002-10-25 21:08:05 +000037#undef SDRAM_DEBUG
38
39#define FALSE 0
40#define TRUE 1
41
42/* stdlib.h causes some compatibility problems; should fixe these! -- wd */
43#ifndef __ldiv_t_defined
44typedef struct {
45 long int quot; /* Quotient */
46 long int rem; /* Remainder */
47} ldiv_t;
48extern ldiv_t ldiv (long int __numer, long int __denom);
49
50# define __ldiv_t_defined 1
51#endif
52
53
54typedef enum {
55 SDRAM_NO_ERR,
56 SDRAM_SPD_COMM_ERR,
57 SDRAM_SPD_CHKSUM_ERR,
58 SDRAM_UNSUPPORTED_ERR,
59 SDRAM_UNKNOWN_ERR
60} SDRAM_ERR;
61
62typedef struct {
63 const unsigned char mode;
64 const unsigned char row;
65 const unsigned char col;
66 const unsigned char bank;
67} SDRAM_SETUP;
68
69static const SDRAM_SETUP sdram_setup_table[] = {
70 {1, 11, 9, 2},
71 {1, 11, 10, 2},
72 {2, 12, 9, 4},
73 {2, 12, 10, 4},
74 {3, 13, 9, 4},
75 {3, 13, 10, 4},
76 {3, 13, 11, 4},
77 {4, 12, 8, 2},
78 {4, 12, 8, 4},
79 {5, 11, 8, 2},
80 {5, 11, 8, 4},
81 {6, 13, 8, 2},
82 {6, 13, 8, 4},
83 {7, 13, 9, 2},
84 {7, 13, 10, 2},
85 {0, 0, 0, 0}
86};
87
88static const unsigned char cal_indextable[] = {
89 9, 23, 25
90};
91
92
93/*
94 * translate ns.ns/10 coding of SPD timing values
95 * into 10 ps unit values
96 */
97
98unsigned short NS10to10PS (unsigned char spd_byte, unsigned char spd_version)
99{
100 unsigned short ns, ns10;
101
102 /* isolate upper nibble */
103 ns = (spd_byte >> 4) & 0x0F;
104 /* isolate lower nibble */
105 ns10 = (spd_byte & 0x0F);
106
107 return (ns * 100 + ns10 * 10);
108}
109
110/*
111 * translate ns.ns/4 coding of SPD timing values
112 * into 10 ps unit values
113 */
114
115unsigned short NS4to10PS (unsigned char spd_byte, unsigned char spd_version)
116{
117 unsigned short ns, ns4;
118
119 /* isolate upper 6 bits */
120 ns = (spd_byte >> 2) & 0x3F;
121 /* isloate lower 2 bits */
122 ns4 = (spd_byte & 0x03);
123
124 return (ns * 100 + ns4 * 25);
125}
126
127/*
128 * translate ns coding of SPD timing values
129 * into 10 ps unit values
130 */
131
132unsigned short NSto10PS (unsigned char spd_byte)
133{
134 return (spd_byte * 100);
135}
136
137void SDRAM_err (const char *s)
138{
139#ifndef SDRAM_DEBUG
wdenk7d393ae2002-10-25 21:08:05 +0000140 (void) get_clocks ();
141 gd->baudrate = 9600;
142 serial_init ();
143#endif
144 serial_puts ("\n");
145 serial_puts (s);
146 serial_puts ("\n enable SDRAM_DEBUG for more info\n");
147 for (;;);
148}
149
150
151#ifdef SDRAM_DEBUG
152
153void write_hex (unsigned char i)
154{
155 char cc;
156
157 cc = i >> 4;
158 cc &= 0xf;
159 if (cc > 9)
160 serial_putc (cc + 55);
161 else
162 serial_putc (cc + 48);
163 cc = i & 0xf;
164 if (cc > 9)
165 serial_putc (cc + 55);
166 else
167 serial_putc (cc + 48);
168}
169
170void write_4hex (unsigned long val)
171{
172 write_hex ((unsigned char) (val >> 24));
173 write_hex ((unsigned char) (val >> 16));
174 write_hex ((unsigned char) (val >> 8));
175 write_hex ((unsigned char) val);
176}
177
178#endif
179
wdenkc837dcb2004-01-20 23:12:12 +0000180int board_early_init_f (void)
wdenk7d393ae2002-10-25 21:08:05 +0000181{
182 unsigned char dataout[1];
183 unsigned char datain[128];
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200184 unsigned long sdram_size = 0;
wdenk7d393ae2002-10-25 21:08:05 +0000185 SDRAM_SETUP *t = (SDRAM_SETUP *) sdram_setup_table;
186 unsigned long memclk;
187 unsigned long tmemclk = 0;
188 unsigned long tmp, bank, baseaddr, bank_size;
189 unsigned short i;
190 unsigned char rows, cols, banks, sdram_banks, density;
191 unsigned char supported_cal, trp_clocks, trcd_clocks, tras_clocks,
192 trc_clocks, tctp_clocks;
193 unsigned char cal_index, cal_val, spd_version, spd_chksum;
194 unsigned char buf[8];
wdenk7205e402003-09-10 22:30:53 +0000195 /* set up the config port */
Stefan Roesed1c3b272009-09-09 16:25:29 +0200196 mtdcr (EBC0_CFGADDR, PB7AP);
197 mtdcr (EBC0_CFGDATA, CONFIG_PORT_AP);
198 mtdcr (EBC0_CFGADDR, PB7CR);
199 mtdcr (EBC0_CFGDATA, CONFIG_PORT_CR);
wdenk7d393ae2002-10-25 21:08:05 +0000200
201 memclk = get_bus_freq (tmemclk);
202 tmemclk = 1000000000 / (memclk / 100); /* in 10 ps units */
203
204#ifdef SDRAM_DEBUG
205 (void) get_clocks ();
206 gd->baudrate = 9600;
207 serial_init ();
208 serial_puts ("\nstart SDRAM Setup\n");
209#endif
210
211 /* Read Serial Presence Detect Information */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212 i2c_init (CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
wdenk7d393ae2002-10-25 21:08:05 +0000213 dataout[0] = 0;
214 for (i = 0; i < 128; i++)
215 datain[i] = 127;
216 i2c_read(SPD_EEPROM_ADDRESS,0,1,datain,128);
217#ifdef SDRAM_DEBUG
218 serial_puts ("\ni2c_read returns ");
219 write_hex (i);
220 serial_puts ("\n");
221#endif
222
223#ifdef SDRAM_DEBUG
224 for (i = 0; i < 128; i++) {
225 write_hex (datain[i]);
226 serial_puts (" ");
227 if (((i + 1) % 16) == 0)
228 serial_puts ("\n");
229 }
230 serial_puts ("\n");
231#endif
232 spd_chksum = 0;
233 for (i = 0; i < 63; i++) {
234 spd_chksum += datain[i];
235 } /* endfor */
236 if (datain[63] != spd_chksum) {
237#ifdef SDRAM_DEBUG
238 serial_puts ("SPD chksum: 0x");
239 write_hex (datain[63]);
240 serial_puts (" != calc. chksum: 0x");
241 write_hex (spd_chksum);
242 serial_puts ("\n");
243#endif
244 SDRAM_err ("SPD checksum Error");
245 }
246 /* SPD seems to be ok, use it */
247
248 /* get SPD version */
249 spd_version = datain[62];
250
251 /* do some sanity checks on the kind of RAM */
252 if ((datain[0] < 0x80) || /* less than 128 valid bytes in SPD */
253 (datain[2] != 0x04) || /* if not SDRAM */
254 (!((datain[6] == 0x40) || (datain[6] == 0x48))) || /* or not (64 Bit or 72 Bit) */
255 (datain[7] != 0x00) || (datain[8] != 0x01) || /* or not LVTTL signal levels */
Wolfgang Denk8ed44d92008-10-19 02:35:50 +0200256 (datain[126] == 0x66)) /* or a 66MHz modules */
wdenk7d393ae2002-10-25 21:08:05 +0000257 SDRAM_err ("unsupported SDRAM");
258#ifdef SDRAM_DEBUG
259 serial_puts ("SDRAM sanity ok\n");
260#endif
261
262 /* get number of rows/cols/banks out of byte 3+4+5 */
263 rows = datain[3];
264 cols = datain[4];
265 banks = datain[5];
266
267 /* get number of SDRAM banks out of byte 17 and
268 supported CAS latencies out of byte 18 */
269 sdram_banks = datain[17];
270 supported_cal = datain[18] & ~0x81;
271
272 while (t->mode != 0) {
273 if ((t->row == rows) && (t->col == cols)
274 && (t->bank == sdram_banks))
275 break;
276 t++;
277 } /* endwhile */
278
279#ifdef SDRAM_DEBUG
280 serial_puts ("rows: ");
281 write_hex (rows);
282 serial_puts (" cols: ");
283 write_hex (cols);
284 serial_puts (" banks: ");
285 write_hex (banks);
286 serial_puts (" mode: ");
287 write_hex (t->mode);
288 serial_puts ("\n");
289#endif
290 if (t->mode == 0)
291 SDRAM_err ("unsupported SDRAM");
292 /* get tRP, tRCD, tRAS and density from byte 27+29+30+31 */
293#ifdef SDRAM_DEBUG
294 serial_puts ("tRP: ");
295 write_hex (datain[27]);
296 serial_puts ("\ntRCD: ");
297 write_hex (datain[29]);
298 serial_puts ("\ntRAS: ");
299 write_hex (datain[30]);
300 serial_puts ("\n");
301#endif
302
303 trp_clocks = (NSto10PS (datain[27]) + (tmemclk - 1)) / tmemclk;
304 trcd_clocks = (NSto10PS (datain[29]) + (tmemclk - 1)) / tmemclk;
305 tras_clocks = (NSto10PS (datain[30]) + (tmemclk - 1)) / tmemclk;
306 density = datain[31];
307
308 /* trc_clocks is sum of trp_clocks + tras_clocks */
309 trc_clocks = trp_clocks + tras_clocks;
310 /* ctp = ((trp + tras) - trp - trcd) => tras - trcd */
311 tctp_clocks =
312 ((NSto10PS (datain[30]) - NSto10PS (datain[29])) +
313 (tmemclk - 1)) / tmemclk;
314
315#ifdef SDRAM_DEBUG
316 serial_puts ("c_RP: ");
317 write_hex (trp_clocks);
318 serial_puts ("\nc_RCD: ");
319 write_hex (trcd_clocks);
320 serial_puts ("\nc_RAS: ");
321 write_hex (tras_clocks);
322 serial_puts ("\nc_RC: (RP+RAS): ");
323 write_hex (trc_clocks);
324 serial_puts ("\nc_CTP: ((RP+RAS)-RP-RCD): ");
325 write_hex (tctp_clocks);
326 serial_puts ("\nt_CTP: RAS - RCD: ");
327 write_hex ((unsigned
328 char) ((NSto10PS (datain[30]) -
329 NSto10PS (datain[29])) >> 8));
330 write_hex ((unsigned char) (NSto10PS (datain[30]) - NSto10PS (datain[29])));
331 serial_puts ("\ntmemclk: ");
332 write_hex ((unsigned char) (tmemclk >> 8));
333 write_hex ((unsigned char) (tmemclk));
334 serial_puts ("\n");
335#endif
336
337
338 cal_val = 255;
339 for (i = 6, cal_index = 0; (i > 0) && (cal_index < 3); i--) {
340 /* is this CAS latency supported ? */
341 if ((supported_cal >> i) & 0x01) {
342 buf[0] = datain[cal_indextable[cal_index]];
343 if (cal_index < 2) {
344 if (NS10to10PS (buf[0], spd_version) <= tmemclk)
345 cal_val = i;
346 } else {
347 /* SPD bytes 25+26 have another format */
348 if (NS4to10PS (buf[0], spd_version) <= tmemclk)
349 cal_val = i;
350 } /* endif */
351 cal_index++;
352 } /* endif */
353 } /* endfor */
354#ifdef SDRAM_DEBUG
355 serial_puts ("CAL: ");
356 write_hex (cal_val + 1);
357 serial_puts ("\n");
358#endif
359
360 if (cal_val == 255)
361 SDRAM_err ("unsupported SDRAM");
362
363 /* get SDRAM timing register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200364 mtdcr (SDRAM0_CFGADDR, SDRAM0_TR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200365 tmp = mfdcr (SDRAM0_CFGDATA) & ~0x018FC01F;
wdenk7d393ae2002-10-25 21:08:05 +0000366 /* insert CASL value */
367/* tmp |= ((unsigned long)cal_val) << 23; */
368 tmp |= ((unsigned long) cal_val) << 23;
369 /* insert PTA value */
370 tmp |= ((unsigned long) (trp_clocks - 1)) << 18;
371 /* insert CTP value */
372/* tmp |= ((unsigned long)(trc_clocks - trp_clocks - trcd_clocks - 1)) << 16; */
373 tmp |= ((unsigned long) (trc_clocks - trp_clocks - trcd_clocks)) << 16;
374 /* insert LDF (always 01) */
375 tmp |= ((unsigned long) 0x01) << 14;
376 /* insert RFTA value */
377 tmp |= ((unsigned long) (trc_clocks - 4)) << 2;
378 /* insert RCD value */
379 tmp |= ((unsigned long) (trcd_clocks - 1)) << 0;
380
381#ifdef SDRAM_DEBUG
382 serial_puts ("sdtr: ");
383 write_4hex (tmp);
384 serial_puts ("\n");
385#endif
386
387 /* write SDRAM timing register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200388 mtdcr (SDRAM0_CFGADDR, SDRAM0_TR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200389 mtdcr (SDRAM0_CFGDATA, tmp);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390 baseaddr = CONFIG_SYS_SDRAM_BASE;
wdenk7d393ae2002-10-25 21:08:05 +0000391 bank_size = (((unsigned long) density) << 22) / 2;
392 /* insert AM value */
393 tmp = ((unsigned long) t->mode - 1) << 13;
394 /* insert SZ value; */
395 switch (bank_size) {
396 case 0x00400000:
397 tmp |= ((unsigned long) 0x00) << 17;
398 break;
399 case 0x00800000:
400 tmp |= ((unsigned long) 0x01) << 17;
401 break;
402 case 0x01000000:
403 tmp |= ((unsigned long) 0x02) << 17;
404 break;
405 case 0x02000000:
406 tmp |= ((unsigned long) 0x03) << 17;
407 break;
408 case 0x04000000:
409 tmp |= ((unsigned long) 0x04) << 17;
410 break;
411 case 0x08000000:
412 tmp |= ((unsigned long) 0x05) << 17;
413 break;
414 case 0x10000000:
415 tmp |= ((unsigned long) 0x06) << 17;
416 break;
417 default:
418 SDRAM_err ("unsupported SDRAM");
419 } /* endswitch */
420 /* get SDRAM bank 0 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200421 mtdcr (SDRAM0_CFGADDR, SDRAM0_B0CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200422 bank = mfdcr (SDRAM0_CFGDATA) & ~0xFFCEE001;
wdenk7d393ae2002-10-25 21:08:05 +0000423 bank |= (baseaddr | tmp | 0x01);
424#ifdef SDRAM_DEBUG
425 serial_puts ("bank0: baseaddr: ");
426 write_4hex (baseaddr);
427 serial_puts (" banksize: ");
428 write_4hex (bank_size);
429 serial_puts (" mb0cf: ");
430 write_4hex (bank);
431 serial_puts ("\n");
432#endif
433 baseaddr += bank_size;
434 sdram_size += bank_size;
435
436 /* write SDRAM bank 0 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200437 mtdcr (SDRAM0_CFGADDR, SDRAM0_B0CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200438 mtdcr (SDRAM0_CFGDATA, bank);
wdenk7d393ae2002-10-25 21:08:05 +0000439
440 /* get SDRAM bank 1 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200441 mtdcr (SDRAM0_CFGADDR, SDRAM0_B1CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200442 bank = mfdcr (SDRAM0_CFGDATA) & ~0xFFCEE001;
wdenk7d393ae2002-10-25 21:08:05 +0000443 sdram_size = 0;
444
445#ifdef SDRAM_DEBUG
446 serial_puts ("bank1: baseaddr: ");
447 write_4hex (baseaddr);
448 serial_puts (" banksize: ");
449 write_4hex (bank_size);
450#endif
451 if (banks == 2) {
452 bank |= (baseaddr | tmp | 0x01);
453 baseaddr += bank_size;
454 sdram_size += bank_size;
455 } /* endif */
456#ifdef SDRAM_DEBUG
457 serial_puts (" mb1cf: ");
458 write_4hex (bank);
459 serial_puts ("\n");
460#endif
461 /* write SDRAM bank 1 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200462 mtdcr (SDRAM0_CFGADDR, SDRAM0_B1CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200463 mtdcr (SDRAM0_CFGDATA, bank);
wdenk7d393ae2002-10-25 21:08:05 +0000464
465 /* get SDRAM bank 2 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200466 mtdcr (SDRAM0_CFGADDR, SDRAM0_B2CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200467 bank = mfdcr (SDRAM0_CFGDATA) & ~0xFFCEE001;
wdenk7d393ae2002-10-25 21:08:05 +0000468
469 bank |= (baseaddr | tmp | 0x01);
470
471#ifdef SDRAM_DEBUG
472 serial_puts ("bank2: baseaddr: ");
473 write_4hex (baseaddr);
474 serial_puts (" banksize: ");
475 write_4hex (bank_size);
476 serial_puts (" mb2cf: ");
477 write_4hex (bank);
478 serial_puts ("\n");
479#endif
480
481 baseaddr += bank_size;
482 sdram_size += bank_size;
483
484 /* write SDRAM bank 2 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200485 mtdcr (SDRAM0_CFGADDR, SDRAM0_B2CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200486 mtdcr (SDRAM0_CFGDATA, bank);
wdenk7d393ae2002-10-25 21:08:05 +0000487
488 /* get SDRAM bank 3 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200489 mtdcr (SDRAM0_CFGADDR, SDRAM0_B3CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200490 bank = mfdcr (SDRAM0_CFGDATA) & ~0xFFCEE001;
wdenk7d393ae2002-10-25 21:08:05 +0000491
492#ifdef SDRAM_DEBUG
493 serial_puts ("bank3: baseaddr: ");
494 write_4hex (baseaddr);
495 serial_puts (" banksize: ");
496 write_4hex (bank_size);
497#endif
498
499 if (banks == 2) {
500 bank |= (baseaddr | tmp | 0x01);
501 baseaddr += bank_size;
502 sdram_size += bank_size;
503 }
504 /* endif */
505#ifdef SDRAM_DEBUG
506 serial_puts (" mb3cf: ");
507 write_4hex (bank);
508 serial_puts ("\n");
509#endif
510
511 /* write SDRAM bank 3 register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200512 mtdcr (SDRAM0_CFGADDR, SDRAM0_B3CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200513 mtdcr (SDRAM0_CFGDATA, bank);
wdenk7d393ae2002-10-25 21:08:05 +0000514
515
516 /* get SDRAM refresh interval register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200517 mtdcr (SDRAM0_CFGADDR, SDRAM0_RTR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200518 tmp = mfdcr (SDRAM0_CFGDATA) & ~0x3FF80000;
wdenk7d393ae2002-10-25 21:08:05 +0000519
520 if (tmemclk < NSto10PS (16))
521 tmp |= 0x05F00000;
522 else
523 tmp |= 0x03F80000;
524
525 /* write SDRAM refresh interval register */
Stefan Roese95b602b2009-09-24 13:59:57 +0200526 mtdcr (SDRAM0_CFGADDR, SDRAM0_RTR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200527 mtdcr (SDRAM0_CFGDATA, tmp);
wdenk7d393ae2002-10-25 21:08:05 +0000528
529 /* enable SDRAM controller with no ECC, 32-bit SDRAM width, 16 byte burst */
Stefan Roese95b602b2009-09-24 13:59:57 +0200530 mtdcr (SDRAM0_CFGADDR, SDRAM0_CFG);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200531 tmp = (mfdcr (SDRAM0_CFGDATA) & ~0xFFE00000) | 0x80E00000;
Stefan Roese95b602b2009-09-24 13:59:57 +0200532 mtdcr (SDRAM0_CFGADDR, SDRAM0_CFG);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200533 mtdcr (SDRAM0_CFGDATA, tmp);
wdenk7d393ae2002-10-25 21:08:05 +0000534
535
wdenk7d393ae2002-10-25 21:08:05 +0000536 /*-------------------------------------------------------------------------+
537 | Interrupt controller setup for the PIP405 board.
538 | Note: IRQ 0-15 405GP internally generated; active high; level sensitive
539 | IRQ 16 405GP internally generated; active low; level sensitive
540 | IRQ 17-24 RESERVED
541 | IRQ 25 (EXT IRQ 0) SouthBridg; active low; level sensitive
542 | IRQ 26 (EXT IRQ 1) NMI: active low; level sensitive
543 | IRQ 27 (EXT IRQ 2) SMI: active Low; level sensitive
544 | IRQ 28 (EXT IRQ 3) PCI SLOT 3; active low; level sensitive
545 | IRQ 29 (EXT IRQ 4) PCI SLOT 2; active low; level sensitive
546 | IRQ 30 (EXT IRQ 5) PCI SLOT 1; active low; level sensitive
547 | IRQ 31 (EXT IRQ 6) PCI SLOT 0; active low; level sensitive
548 | Note for PIP405 board:
549 | An interrupt taken for the SouthBridge (IRQ 25) indicates that
550 | the Interrupt Controller in the South Bridge has caused the
551 | interrupt. The IC must be read to determine which device
552 | caused the interrupt.
553 |
554 +-------------------------------------------------------------------------*/
Stefan Roese952e7762009-09-24 09:55:50 +0200555 mtdcr (UIC0SR, 0xFFFFFFFF); /* clear all ints */
556 mtdcr (UIC0ER, 0x00000000); /* disable all ints */
557 mtdcr (UIC0CR, 0x00000000); /* set all to be non-critical (for now) */
558 mtdcr (UIC0PR, 0xFFFFFF80); /* set int polarities */
559 mtdcr (UIC0TR, 0x10000000); /* set int trigger levels */
560 mtdcr (UIC0VCR, 0x00000001); /* set vect base=0,INT0 highest priority */
561 mtdcr (UIC0SR, 0xFFFFFFFF); /* clear all ints */
wdenk7d393ae2002-10-25 21:08:05 +0000562
563 return 0;
564}
565
566
567/* ------------------------------------------------------------------------- */
568
569/*
570 * Check Board Identity:
571 */
572
573int checkboard (void)
574{
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200575 char s[50];
wdenk7d393ae2002-10-25 21:08:05 +0000576 unsigned char bc;
577 int i;
578 backup_t *b = (backup_t *) s;
579
580 puts ("Board: ");
581
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200582 i = getenv_r ("serial#", (char *)s, 32);
583 if ((i == 0) || strncmp ((char *)s, "PIP405", 6)) {
wdenk7d393ae2002-10-25 21:08:05 +0000584 get_backup_values (b);
585 if (strncmp (b->signature, "MPL\0", 4) != 0) {
586 puts ("### No HW ID - assuming PIP405");
587 } else {
588 b->serial_name[6] = 0;
589 printf ("%s SN: %s", b->serial_name,
590 &b->serial_name[7]);
591 }
592 } else {
593 s[6] = 0;
594 printf ("%s SN: %s", s, &s[7]);
595 }
596 bc = in8 (CONFIG_PORT_ADDR);
597 printf (" Boot Config: 0x%x\n", bc);
598 return (0);
599}
600
601
602/* ------------------------------------------------------------------------- */
603/* ------------------------------------------------------------------------- */
604/*
605 initdram(int board_type) reads EEPROM via I2c. EEPROM contains all of
606 the necessary info for SDRAM controller configuration
607*/
608/* ------------------------------------------------------------------------- */
609/* ------------------------------------------------------------------------- */
610static int test_dram (unsigned long ramsize);
611
Becky Bruce9973e3c2008-06-09 16:03:40 -0500612phys_size_t initdram (int board_type)
wdenk7d393ae2002-10-25 21:08:05 +0000613{
wdenk7d393ae2002-10-25 21:08:05 +0000614 unsigned long bank_reg[4], tmp, bank_size;
615 int i, ds;
616 unsigned long TotalSize;
617
618 ds = 0;
619 /* since the DRAM controller is allready set up,
620 * calculate the size with the bank registers
621 */
Stefan Roese95b602b2009-09-24 13:59:57 +0200622 mtdcr (SDRAM0_CFGADDR, SDRAM0_B0CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200623 bank_reg[0] = mfdcr (SDRAM0_CFGDATA);
Stefan Roese95b602b2009-09-24 13:59:57 +0200624 mtdcr (SDRAM0_CFGADDR, SDRAM0_B1CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200625 bank_reg[1] = mfdcr (SDRAM0_CFGDATA);
Stefan Roese95b602b2009-09-24 13:59:57 +0200626 mtdcr (SDRAM0_CFGADDR, SDRAM0_B2CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200627 bank_reg[2] = mfdcr (SDRAM0_CFGDATA);
Stefan Roese95b602b2009-09-24 13:59:57 +0200628 mtdcr (SDRAM0_CFGADDR, SDRAM0_B3CR);
Stefan Roesed1c3b272009-09-09 16:25:29 +0200629 bank_reg[3] = mfdcr (SDRAM0_CFGDATA);
wdenk7d393ae2002-10-25 21:08:05 +0000630 TotalSize = 0;
631 for (i = 0; i < 4; i++) {
632 if ((bank_reg[i] & 0x1) == 0x1) {
633 tmp = (bank_reg[i] >> 17) & 0x7;
634 bank_size = 4 << tmp;
635 TotalSize += bank_size;
636 } else
637 ds = 1;
638 }
639 if (ds == 1)
640 printf ("single-sided DIMM ");
641 else
642 printf ("double-sided DIMM ");
643 test_dram (TotalSize * 1024 * 1024);
644 /* bank 2 (SDRAM Clock 2) is not usable if 133MHz SDRAM IF */
645 (void) get_clocks();
646 if (gd->cpu_clk > 220000000)
647 TotalSize /= 2;
648 return (TotalSize * 1024 * 1024);
649}
650
651/* ------------------------------------------------------------------------- */
652
653
654static int test_dram (unsigned long ramsize)
655{
656 /* not yet implemented */
657 return (1);
658}
659
660
wdenk7205e402003-09-10 22:30:53 +0000661extern flash_info_t flash_info[]; /* info for FLASH chips */
662
wdenk7d393ae2002-10-25 21:08:05 +0000663int misc_init_r (void)
664{
wdenk7205e402003-09-10 22:30:53 +0000665 /* adjust flash start and size as well as the offset */
666 gd->bd->bi_flashstart=0-flash_info[0].size;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200667 gd->bd->bi_flashsize=flash_info[0].size-CONFIG_SYS_MONITOR_LEN;
wdenk7205e402003-09-10 22:30:53 +0000668 gd->bd->bi_flashoffset=0;
669
670 /* if PIP405 has booted from PCI, reset CCR0[24] as described in errata PCI_18 */
Stefan Roesed1c3b272009-09-09 16:25:29 +0200671 if (mfdcr(CPC0_PSR) & PSR_ROM_LOC)
Matthias Fuchs58ea1422009-07-22 17:27:56 +0200672 mtspr(SPRN_CCR0, (mfspr(SPRN_CCR0) & ~0x80));
wdenk7205e402003-09-10 22:30:53 +0000673
wdenk7d393ae2002-10-25 21:08:05 +0000674 return (0);
675}
676
677/***************************************************************************
678 * some helping routines
679 */
680
681int overwrite_console (void)
682{
683 return (in8 (CONFIG_PORT_ADDR) & 0x1); /* return TRUE if console should be overwritten */
684}
685
686
wdenk7d393ae2002-10-25 21:08:05 +0000687extern int isa_init (void);
688
689
690void print_pip405_rev (void)
691{
692 unsigned char part, vers, cfg;
693
694 part = in8 (PLD_PART_REG);
695 vers = in8 (PLD_VERS_REG);
696 cfg = in8 (PLD_BOARD_CFG_REG);
697 printf ("Rev: PIP405-%d Rev %c PLD%d %d PLD%d %d\n",
698 16 - ((cfg >> 4) & 0xf), (cfg & 0xf) + 'A', part & 0xf,
699 vers & 0xf, (part >> 4) & 0xf, (vers >> 4) & 0xf);
700}
701
702extern void check_env(void);
703
704
705int last_stage_init (void)
706{
707 print_pip405_rev ();
708 isa_init ();
Jean-Christophe PLAGNIOL-VILLARD28c34502009-05-16 12:14:56 +0200709 stdio_print_current_devices ();
wdenk7d393ae2002-10-25 21:08:05 +0000710 check_env();
711 return 0;
712}
713
714/************************************************************************
715* Print PIP405 Info
716************************************************************************/
717void print_pip405_info (void)
718{
719 unsigned char part, vers, cfg, ledu, sysman, flashcom, can, serpwr,
720 compwr, nicvga, scsirst;
721
722 part = in8 (PLD_PART_REG);
723 vers = in8 (PLD_VERS_REG);
724 cfg = in8 (PLD_BOARD_CFG_REG);
725 ledu = in8 (PLD_LED_USER_REG);
726 sysman = in8 (PLD_SYS_MAN_REG);
727 flashcom = in8 (PLD_FLASH_COM_REG);
728 can = in8 (PLD_CAN_REG);
729 serpwr = in8 (PLD_SER_PWR_REG);
730 compwr = in8 (PLD_COM_PWR_REG);
731 nicvga = in8 (PLD_NIC_VGA_REG);
732 scsirst = in8 (PLD_SCSI_RST_REG);
733 printf ("PLD Part %d version %d\n",
734 part & 0xf, vers & 0xf);
735 printf ("PLD Part %d version %d\n",
736 (part >> 4) & 0xf, (vers >> 4) & 0xf);
737 printf ("Board Revision %c\n", (cfg & 0xf) + 'A');
738 printf ("Population Options %d %d %d %d\n",
739 (cfg >> 4) & 0x1, (cfg >> 5) & 0x1,
740 (cfg >> 6) & 0x1, (cfg >> 7) & 0x1);
741 printf ("User LED0 %s User LED1 %s\n",
742 ((ledu & 0x1) == 0x1) ? "on" : "off",
743 ((ledu & 0x2) == 0x2) ? "on" : "off");
744 printf ("Additionally Options %d %d\n",
745 (ledu >> 2) & 0x1, (ledu >> 3) & 0x1);
746 printf ("User Config Switch %d %d %d %d\n",
747 (ledu >> 4) & 0x1, (ledu >> 5) & 0x1,
748 (ledu >> 6) & 0x1, (ledu >> 7) & 0x1);
749 switch (sysman & 0x3) {
750 case 0:
751 printf ("PCI Clocks are running\n");
752 break;
753 case 1:
754 printf ("PCI Clocks are stopped in POS State\n");
755 break;
756 case 2:
757 printf ("PCI Clocks are stopped when PCI_STP# is asserted\n");
758 break;
759 case 3:
760 printf ("PCI Clocks are stopped\n");
761 break;
762 }
763 switch ((sysman >> 2) & 0x3) {
764 case 0:
765 printf ("Main Clocks are running\n");
766 break;
767 case 1:
768 printf ("Main Clocks are stopped in POS State\n");
769 break;
770 case 2:
771 case 3:
772 printf ("PCI Clocks are stopped\n");
773 break;
774 }
775 printf ("INIT asserts %sINT2# (SMI)\n",
776 ((sysman & 0x10) == 0x10) ? "" : "not ");
777 printf ("INIT asserts %sINT1# (NMI)\n",
778 ((sysman & 0x20) == 0x20) ? "" : "not ");
779 printf ("INIT occured %d\n", (sysman >> 6) & 0x1);
780 printf ("SER1 is routed to %s\n",
781 ((flashcom & 0x1) == 0x1) ? "RS485" : "RS232");
782 printf ("COM2 is routed to %s\n",
783 ((flashcom & 0x2) == 0x2) ? "RS485" : "RS232");
784 printf ("RS485 is configured as %s duplex\n",
785 ((flashcom & 0x4) == 0x4) ? "full" : "half");
786 printf ("RS485 is connected to %s\n",
787 ((flashcom & 0x8) == 0x8) ? "COM1" : "COM2");
788 printf ("SER1 uses handshakes %s\n",
789 ((flashcom & 0x10) == 0x10) ? "DTR/DSR" : "RTS/CTS");
790 printf ("Bootflash is %swriteprotected\n",
791 ((flashcom & 0x20) == 0x20) ? "not " : "");
792 printf ("Bootflash VPP is %s\n",
793 ((flashcom & 0x40) == 0x40) ? "on" : "off");
794 printf ("Bootsector is %swriteprotected\n",
795 ((flashcom & 0x80) == 0x80) ? "not " : "");
796 switch ((can) & 0x3) {
797 case 0:
798 printf ("CAN Controller is on address 0x1000..0x10FF\n");
799 break;
800 case 1:
801 printf ("CAN Controller is on address 0x8000..0x80FF\n");
802 break;
803 case 2:
804 printf ("CAN Controller is on address 0xE000..0xE0FF\n");
805 break;
806 case 3:
807 printf ("CAN Controller is disabled\n");
808 break;
809 }
810 switch ((can >> 2) & 0x3) {
811 case 0:
812 printf ("CAN Controller Reset is ISA Reset\n");
813 break;
814 case 1:
815 printf ("CAN Controller Reset is ISA Reset and POS State\n");
816 break;
817 case 2:
818 case 3:
819 printf ("CAN Controller is in reset\n");
820 break;
821 }
822 if (((can >> 4) < 3) || ((can >> 4) == 8) || ((can >> 4) == 13))
823 printf ("CAN Interrupt is disabled\n");
824 else
825 printf ("CAN Interrupt is ISA INT%d\n", (can >> 4) & 0xf);
826 switch (serpwr & 0x3) {
827 case 0:
828 printf ("SER0 Drivers are enabled\n");
829 break;
830 case 1:
831 printf ("SER0 Drivers are disabled in the POS state\n");
832 break;
833 case 2:
834 case 3:
835 printf ("SER0 Drivers are disabled\n");
836 break;
837 }
838 switch ((serpwr >> 2) & 0x3) {
839 case 0:
840 printf ("SER1 Drivers are enabled\n");
841 break;
842 case 1:
843 printf ("SER1 Drivers are disabled in the POS state\n");
844 break;
845 case 2:
846 case 3:
847 printf ("SER1 Drivers are disabled\n");
848 break;
849 }
850 switch (compwr & 0x3) {
851 case 0:
852 printf ("COM1 Drivers are enabled\n");
853 break;
854 case 1:
855 printf ("COM1 Drivers are disabled in the POS state\n");
856 break;
857 case 2:
858 case 3:
859 printf ("COM1 Drivers are disabled\n");
860 break;
861 }
862 switch ((compwr >> 2) & 0x3) {
863 case 0:
864 printf ("COM2 Drivers are enabled\n");
865 break;
866 case 1:
867 printf ("COM2 Drivers are disabled in the POS state\n");
868 break;
869 case 2:
870 case 3:
871 printf ("COM2 Drivers are disabled\n");
872 break;
873 }
874 switch ((nicvga) & 0x3) {
875 case 0:
876 printf ("PHY is running\n");
877 break;
878 case 1:
879 printf ("PHY is in Power save mode in POS state\n");
880 break;
881 case 2:
882 case 3:
883 printf ("PHY is in Power save mode\n");
884 break;
885 }
886 switch ((nicvga >> 2) & 0x3) {
887 case 0:
888 printf ("VGA is running\n");
889 break;
890 case 1:
891 printf ("VGA is in Power save mode in POS state\n");
892 break;
893 case 2:
894 case 3:
895 printf ("VGA is in Power save mode\n");
896 break;
897 }
898 printf ("PHY is %sreseted\n", ((nicvga & 0x10) == 0x10) ? "" : "not ");
899 printf ("VGA is %sreseted\n", ((nicvga & 0x20) == 0x20) ? "" : "not ");
900 printf ("Reserved Configuration is %d %d\n", (nicvga >> 6) & 0x1,
901 (nicvga >> 7) & 0x1);
902 switch ((scsirst) & 0x3) {
903 case 0:
904 printf ("SCSI Controller is running\n");
905 break;
906 case 1:
907 printf ("SCSI Controller is in Power save mode in POS state\n");
908 break;
909 case 2:
910 case 3:
911 printf ("SCSI Controller is in Power save mode\n");
912 break;
913 }
914 printf ("SCSI termination is %s\n",
915 ((scsirst & 0x4) == 0x4) ? "disabled" : "enabled");
916 printf ("SCSI Controller is %sreseted\n",
917 ((scsirst & 0x10) == 0x10) ? "" : "not ");
918 printf ("IDE disks are %sreseted\n",
919 ((scsirst & 0x20) == 0x20) ? "" : "not ");
920 printf ("ISA Bus is %sreseted\n",
921 ((scsirst & 0x40) == 0x40) ? "" : "not ");
922 printf ("Super IO is %sreseted\n",
923 ((scsirst & 0x80) == 0x80) ? "" : "not ");
924}
925
926void user_led0 (unsigned char on)
927{
928 if (on == TRUE)
929 out8 (PLD_LED_USER_REG, (in8 (PLD_LED_USER_REG) | 0x1));
930 else
931 out8 (PLD_LED_USER_REG, (in8 (PLD_LED_USER_REG) & 0xfe));
932}
933
934void user_led1 (unsigned char on)
935{
936 if (on == TRUE)
937 out8 (PLD_LED_USER_REG, (in8 (PLD_LED_USER_REG) | 0x2));
938 else
939 out8 (PLD_LED_USER_REG, (in8 (PLD_LED_USER_REG) & 0xfd));
940}
941
942void ide_set_reset (int idereset)
943{
944 /* if reset = 1 IDE reset will be asserted */
945 unsigned char resreg;
946
947 resreg = in8 (PLD_SCSI_RST_REG);
948 if (idereset == 1)
949 resreg |= 0x20;
950 else {
951 udelay(10000);
952 resreg &= 0xdf;
953 }
954 out8 (PLD_SCSI_RST_REG, resreg);
955}