blob: 657921e741182f93165c9fda84bebda3d75964d8 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Macpaul Lin6cb144b2010-10-19 17:05:51 +08002/*
3 * Copyright (C) 2011 Andes Technology Corporation
4 * Shawn Lin, Andes Technology Corporation <nobuhiro@andestech.com>
5 * Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
Macpaul Lin6cb144b2010-10-19 17:05:51 +08006 */
7
8#include <common.h>
rickbe71a172017-05-23 13:48:27 +08009#if defined(CONFIG_FTMAC100) && !defined(CONFIG_DM_ETH)
Macpaul Lin6cb144b2010-10-19 17:05:51 +080010#include <netdev.h>
rickb841b6e2017-05-18 14:37:53 +080011#endif
12#include <linux/io.h>
Simon Glass3a53e992017-05-17 08:22:57 -060013#include <asm/io.h>
14#include <asm/mach-types.h>
Macpaul Lin6cb144b2010-10-19 17:05:51 +080015
Macpaul Lin6cb144b2010-10-19 17:05:51 +080016#include <faraday/ftsmc020.h>
17
18DECLARE_GLOBAL_DATA_PTR;
19
20/*
21 * Miscellaneous platform dependent initializations
22 */
23
24int board_init(void)
25{
26 /*
27 * refer to BOOT_PARAMETER_PA_BASE within
28 * "linux/arch/nds32/include/asm/misc_spec.h"
29 */
rickb841b6e2017-05-18 14:37:53 +080030 printf("Board: %s\n" , CONFIG_SYS_BOARD);
Macpaul Lin6cb144b2010-10-19 17:05:51 +080031 gd->bd->bi_arch_number = MACH_TYPE_ADPAG101P;
32 gd->bd->bi_boot_params = PHYS_SDRAM_0 + 0x400;
33
Macpaul Lin6cb144b2010-10-19 17:05:51 +080034 return 0;
35}
36
37int dram_init(void)
38{
39 unsigned long sdram_base = PHYS_SDRAM_0;
ken kuo3c016702013-06-08 11:14:09 +080040 unsigned long expected_size = PHYS_SDRAM_0_SIZE + PHYS_SDRAM_1_SIZE;
Macpaul Lin6cb144b2010-10-19 17:05:51 +080041 unsigned long actual_size;
42
43 actual_size = get_ram_size((void *)sdram_base, expected_size);
44
45 gd->ram_size = actual_size;
46
47 if (expected_size != actual_size) {
48 printf("Warning: Only %lu of %lu MiB SDRAM is working\n",
49 actual_size >> 20, expected_size >> 20);
50 }
51
52 return 0;
53}
54
Simon Glass76b00ac2017-03-31 08:40:32 -060055int dram_init_banksize(void)
ken kuo3c016702013-06-08 11:14:09 +080056{
57 gd->bd->bi_dram[0].start = PHYS_SDRAM_0;
58 gd->bd->bi_dram[0].size = PHYS_SDRAM_0_SIZE;
59 gd->bd->bi_dram[1].start = PHYS_SDRAM_1;
60 gd->bd->bi_dram[1].size = PHYS_SDRAM_1_SIZE;
Simon Glass76b00ac2017-03-31 08:40:32 -060061
62 return 0;
ken kuo3c016702013-06-08 11:14:09 +080063}
64
rickbe71a172017-05-23 13:48:27 +080065#if defined(CONFIG_FTMAC100) && !defined(CONFIG_DM_ETH)
Macpaul Lin6cb144b2010-10-19 17:05:51 +080066int board_eth_init(bd_t *bd)
67{
68 return ftmac100_initialize(bd);
69}
rickb841b6e2017-05-18 14:37:53 +080070#endif
Macpaul Lin6cb144b2010-10-19 17:05:51 +080071
72ulong board_flash_get_legacy(ulong base, int banknum, flash_info_t *info)
73{
74 if (banknum == 0) { /* non-CFI boot flash */
75 info->portwidth = FLASH_CFI_8BIT;
76 info->chipwidth = FLASH_CFI_BY8;
77 info->interface = FLASH_CFI_X8;
78 return 1;
79 } else {
80 return 0;
81 }
82}