blob: 98e57aa5bccceaedff06f0a9d7819db36bd3fb20 [file] [log] [blame]
Stefan Roese10e8bf82014-11-07 12:37:49 +01001/*
2 * Copyright (C) 2012
3 * Altera Corporation <www.altera.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __CADENCE_QSPI_H__
9#define __CADENCE_QSPI_H__
10
11#define CQSPI_IS_ADDR(cmd_len) (cmd_len > 1 ? 1 : 0)
12
13#define CQSPI_NO_DECODER_MAX_CS 4
14#define CQSPI_DECODER_MAX_CS 16
15#define CQSPI_READ_CAPTURE_MAX_DELAY 16
16
17struct cadence_spi_platdata {
18 unsigned int max_hz;
19 void *regbase;
20 void *ahbbase;
21
22 u32 page_size;
23 u32 block_size;
24 u32 tshsl_ns;
25 u32 tsd2d_ns;
26 u32 tchsh_ns;
27 u32 tslch_ns;
Vikas Manocha90a2f712015-07-02 18:29:44 -070028 u32 sram_size;
Stefan Roese10e8bf82014-11-07 12:37:49 +010029};
30
31struct cadence_spi_priv {
32 void *regbase;
33 void *ahbbase;
34 size_t cmd_len;
35 u8 cmd_buf[32];
36 size_t data_len;
37
38 int qspi_is_init;
39 unsigned int qspi_calibrated_hz;
40 unsigned int qspi_calibrated_cs;
41};
42
43/* Functions call declaration */
44void cadence_qspi_apb_controller_init(struct cadence_spi_platdata *plat);
45void cadence_qspi_apb_controller_enable(void *reg_base_addr);
46void cadence_qspi_apb_controller_disable(void *reg_base_addr);
47
48int cadence_qspi_apb_command_read(void *reg_base_addr,
49 unsigned int cmdlen, const u8 *cmdbuf, unsigned int rxlen, u8 *rxbuf);
50int cadence_qspi_apb_command_write(void *reg_base_addr,
51 unsigned int cmdlen, const u8 *cmdbuf,
52 unsigned int txlen, const u8 *txbuf);
53
54int cadence_qspi_apb_indirect_read_setup(struct cadence_spi_platdata *plat,
55 unsigned int cmdlen, const u8 *cmdbuf);
56int cadence_qspi_apb_indirect_read_execute(struct cadence_spi_platdata *plat,
57 unsigned int rxlen, u8 *rxbuf);
58int cadence_qspi_apb_indirect_write_setup(struct cadence_spi_platdata *plat,
59 unsigned int cmdlen, const u8 *cmdbuf);
60int cadence_qspi_apb_indirect_write_execute(struct cadence_spi_platdata *plat,
61 unsigned int txlen, const u8 *txbuf);
62
63void cadence_qspi_apb_chipselect(void *reg_base,
64 unsigned int chip_select, unsigned int decoder_enable);
65void cadence_qspi_apb_set_clk_mode(void *reg_base_addr,
66 unsigned int clk_pol, unsigned int clk_pha);
67void cadence_qspi_apb_config_baudrate_div(void *reg_base,
68 unsigned int ref_clk_hz, unsigned int sclk_hz);
69void cadence_qspi_apb_delay(void *reg_base,
70 unsigned int ref_clk, unsigned int sclk_hz,
71 unsigned int tshsl_ns, unsigned int tsd2d_ns,
72 unsigned int tchsh_ns, unsigned int tslch_ns);
73void cadence_qspi_apb_enter_xip(void *reg_base, char xip_dummy);
74void cadence_qspi_apb_readdata_capture(void *reg_base,
75 unsigned int bypass, unsigned int delay);
76
77#endif /* __CADENCE_QSPI_H__ */