blob: ee90e2c28a5a3b83eb4b241072fffafb155ebf36 [file] [log] [blame]
wdenk37bd3212002-11-03 11:21:28 +00001/*
2 * (C) Copyright 2000
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include "cpciiser4.h"
26#include <asm/processor.h>
27#include <command.h>
wdenk8bde7f72003-06-27 21:31:46 +000028
Wolfgang Denkd87080b2006-03-31 18:32:53 +020029DECLARE_GLOBAL_DATA_PTR;
30
wdenk8bde7f72003-06-27 21:31:46 +000031/*cmd_boot.c*/
32
33extern int do_reset (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]);
stroese20aacbf2004-12-16 18:35:14 +000034extern void lxt971_no_sleep(void);
wdenk8bde7f72003-06-27 21:31:46 +000035
wdenk37bd3212002-11-03 11:21:28 +000036
37/* ------------------------------------------------------------------------- */
38
39#if 0
40#define FPGA_DEBUG
41#endif
42
43#if 0
44#define FPGA_DEBUG2
45#endif
46
47/* fpga configuration data - generated by bin2cc */
48const unsigned char fpgadata[] = {
49#include "fpgadata.c"
50};
51
52/*
53 * include common fpga code (for esd boards)
54 */
55#include "../common/fpga.c"
56
57
wdenkc837dcb2004-01-20 23:12:12 +000058int board_early_init_f (void)
wdenk37bd3212002-11-03 11:21:28 +000059{
wdenk37bd3212002-11-03 11:21:28 +000060 int index, len, i;
wdenk37bd3212002-11-03 11:21:28 +000061 int status;
62
63#ifdef FPGA_DEBUG
64 /* set up serial port with default baudrate */
65 (void) get_clocks ();
66 gd->baudrate = CONFIG_BAUDRATE;
67 serial_init ();
68 console_init_f ();
69#endif
70
71 /*
72 * Boot onboard FPGA
73 */
74 status = fpga_boot ((unsigned char *) fpgadata, sizeof (fpgadata));
75 if (status != 0) {
76 /* booting FPGA failed */
77#ifndef FPGA_DEBUG
78 /* set up serial port with default baudrate */
79 (void) get_clocks ();
80 gd->baudrate = CONFIG_BAUDRATE;
81 serial_init ();
82 console_init_f ();
83#endif
84 printf ("\nFPGA: Booting failed ");
85 switch (status) {
86 case ERROR_FPGA_PRG_INIT_LOW:
87 printf ("(Timeout: INIT not low after asserting PROGRAM*)\n ");
88 break;
89 case ERROR_FPGA_PRG_INIT_HIGH:
90 printf ("(Timeout: INIT not high after deasserting PROGRAM*)\n ");
91 break;
92 case ERROR_FPGA_PRG_DONE:
93 printf ("(Timeout: DONE not high after programming FPGA)\n ");
94 break;
95 }
96
97 /* display infos on fpgaimage */
98 index = 15;
99 for (i = 0; i < 4; i++) {
100 len = fpgadata[index];
101 printf ("FPGA: %s\n", &(fpgadata[index + 1]));
102 index += len + 3;
103 }
104 putc ('\n');
105 /* delayed reboot */
106 for (i = 20; i > 0; i--) {
107 printf ("Rebooting in %2d seconds \r", i);
108 for (index = 0; index < 1000; index++)
109 udelay (1000);
110 }
111 putc ('\n');
112 do_reset (NULL, 0, 0, NULL);
113 }
114
115 /*
116 * Init FPGA via RESET (read access on CS3)
117 */
Matthias Fuchs049216f2009-02-20 10:19:18 +0100118 in_8((void *)0xf0200000);
wdenk37bd3212002-11-03 11:21:28 +0000119
120 /*
121 * IRQ 0-15 405GP internally generated; active high; level sensitive
122 * IRQ 16 405GP internally generated; active low; level sensitive
123 * IRQ 17-24 RESERVED
124 * IRQ 25 (EXT IRQ 0) CAN0; active low; level sensitive
125 * IRQ 26 (EXT IRQ 1) CAN1; active low; level sensitive
126 * IRQ 27 (EXT IRQ 2) PCI SLOT 0; active low; level sensitive
127 * IRQ 28 (EXT IRQ 3) PCI SLOT 1; active low; level sensitive
128 * IRQ 29 (EXT IRQ 4) PCI SLOT 2; active low; level sensitive
129 * IRQ 30 (EXT IRQ 5) PCI SLOT 3; active low; level sensitive
130 * IRQ 31 (EXT IRQ 6) COMPACT FLASH; active high; level sensitive
131 */
Stefan Roese952e7762009-09-24 09:55:50 +0200132 mtdcr (UIC0SR, 0xFFFFFFFF); /* clear all ints */
133 mtdcr (UIC0ER, 0x00000000); /* disable all ints */
134 mtdcr (UIC0CR, 0x00000000); /* set all to be non-critical */
135 /* mtdcr(UIC0PR, 0xFFFFFF81); / set int polarities */
136 mtdcr (UIC0PR, 0xFFFFFF80); /* set int polarities */
137 mtdcr (UIC0TR, 0x10000000); /* set int trigger levels */
138 mtdcr (UIC0VCR, 0x00000001); /* set vect base=0,INT0 highest priority */
139 mtdcr (UIC0SR, 0xFFFFFFFF); /* clear all ints */
wdenk37bd3212002-11-03 11:21:28 +0000140
141 return 0;
142}
143
144
145/* ------------------------------------------------------------------------- */
146
147/*
148 * Check Board Identity:
149 */
150
151int checkboard (void)
152{
153 int index;
154 int len;
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200155 char str[64];
wdenk37bd3212002-11-03 11:21:28 +0000156 int i = getenv_r ("serial#", str, sizeof (str));
157
158 puts ("Board: ");
159
stroese20aacbf2004-12-16 18:35:14 +0000160 if (i == -1) {
161 puts ("### No HW ID - assuming AR405");
162 } else {
163 puts(str);
wdenk37bd3212002-11-03 11:21:28 +0000164 }
165
wdenk37bd3212002-11-03 11:21:28 +0000166 puts ("\nFPGA: ");
167
168 /* display infos on fpgaimage */
169 index = 15;
170 for (i = 0; i < 4; i++) {
171 len = fpgadata[index];
172 printf ("%s ", &(fpgadata[index + 1]));
173 index += len + 3;
174 }
175
176 putc ('\n');
177
stroese20aacbf2004-12-16 18:35:14 +0000178 /*
179 * Disable sleep mode in LXT971
180 */
181 lxt971_no_sleep();
182
wdenk37bd3212002-11-03 11:21:28 +0000183 return 0;
184}