blob: 4fcdf40fd0e3b858c0e82be13bd281013f377ae4 [file] [log] [blame]
Jean-Christophe PLAGNIOL-VILLARDc8aa7df2008-10-31 12:26:55 +01001#
2# (C) Copyright 2008
3# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4#
Wolfgang Denk1a459662013-07-08 09:37:19 +02005# SPDX-License-Identifier: GPL-2.0+
Jean-Christophe PLAGNIOL-VILLARDc8aa7df2008-10-31 12:26:55 +01006#
7
Jean-Christophe PLAGNIOL-VILLARDc8aa7df2008-10-31 12:26:55 +01008ifdef CONFIG_FPGA
Masahiro Yamada710f1d32013-10-17 17:34:57 +09009obj-y += fpga.o
10obj-$(CONFIG_FPGA_SPARTAN2) += spartan2.o
11obj-$(CONFIG_FPGA_SPARTAN3) += spartan3.o
12obj-$(CONFIG_FPGA_VIRTEX2) += virtex2.o
13obj-$(CONFIG_FPGA_ZYNQPL) += zynqpl.o
14obj-$(CONFIG_FPGA_XILINX) += xilinx.o
15obj-$(CONFIG_FPGA_LATTICE) += ivm_core.o lattice.o
Jean-Christophe PLAGNIOL-VILLARDc8aa7df2008-10-31 12:26:55 +010016ifdef CONFIG_FPGA_ALTERA
Masahiro Yamada710f1d32013-10-17 17:34:57 +090017obj-y += altera.o
18obj-$(CONFIG_FPGA_ACEX1K) += ACEX1K.o
19obj-$(CONFIG_FPGA_CYCLON2) += cyclon2.o
20obj-$(CONFIG_FPGA_STRATIX_II) += stratixII.o
Jean-Christophe PLAGNIOL-VILLARDc8aa7df2008-10-31 12:26:55 +010021endif
22endif