blob: 3f9802ca0f52eb9613bbc52ab1ab41a3bef423a8 [file] [log] [blame]
Marek Vasut6375dad2010-07-19 11:23:07 +02001/*
2 * Palm LifeDrive configuration file
3 *
4 * Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19 * MA 02111-1307 USA
20 */
21
22#ifndef __CONFIG_H
23#define __CONFIG_H
24
25/*
26 * High Level Board Configuration Options
27 */
Marek Vasutabc20ab2011-11-26 07:20:07 +010028#define CONFIG_CPU_PXA27X 1 /* Marvell PXA270 CPU */
Marek Vasut6375dad2010-07-19 11:23:07 +020029#define CONFIG_PALMLD 1 /* Palm LifeDrive board */
30
Simon Glass89959082012-10-30 13:38:53 +000031/* we will never enable dcache, because we have to setup MMU first */
32#define CONFIG_SYS_DCACHE_OFF
33
Marek Vasut6375dad2010-07-19 11:23:07 +020034/*
35 * Environment settings
36 */
37#define CONFIG_ENV_OVERWRITE
38#define CONFIG_SYS_MALLOC_LEN (128*1024)
Marek Vasutd2942ee2010-10-20 21:04:13 +020039#define CONFIG_SYS_TEXT_BASE 0x0
Marek Vasut6375dad2010-07-19 11:23:07 +020040
41#define CONFIG_BOOTCOMMAND \
42 "if mmcinfo && fatload mmc 0 0xa0000000 uboot.script ; then " \
43 "source 0xa0000000; " \
44 "else " \
45 "bootm 0x0x60000; " \
46 "fi; "
47#define CONFIG_BOOTARGS "console=tty0 console=ttyS0,9600"
48#define CONFIG_TIMESTAMP
49#define CONFIG_BOOTDELAY 2 /* Autoboot delay */
50#define CONFIG_CMDLINE_TAG
51#define CONFIG_SETUP_MEMORY_TAGS
52
53#define CONFIG_LZMA /* LZMA compression support */
54
55/*
56 * Serial Console Configuration
57 */
58#define CONFIG_PXA_SERIAL
59#define CONFIG_FFUART 1
Marek Vasutce6971c2012-09-12 12:36:25 +020060#define CONFIG_CONS_INDEX 3
Marek Vasut6375dad2010-07-19 11:23:07 +020061#define CONFIG_BAUDRATE 9600
Marek Vasut6375dad2010-07-19 11:23:07 +020062
63/*
64 * Bootloader Components Configuration
65 */
66#include <config_cmd_default.h>
67
68#undef CONFIG_CMD_NET
Sebastien Carlier6d8962e2010-11-05 15:48:07 +010069#undef CONFIG_CMD_NFS
Marek Vasut6375dad2010-07-19 11:23:07 +020070#define CONFIG_CMD_ENV
71#undef CONFIG_CMD_IMLS
72#define CONFIG_CMD_MMC
73#define CONFIG_CMD_IDE
74#define CONFIG_LCD
75
76/*
77 * MMC Card Configuration
78 */
79#ifdef CONFIG_CMD_MMC
80#define CONFIG_MMC
81#define CONFIG_GENERIC_MMC
82#define CONFIG_PXA_MMC_GENERIC
83#define CONFIG_SYS_MMC_BASE 0xF0000000
84#define CONFIG_CMD_FAT
85#define CONFIG_CMD_EXT2
86#define CONFIG_DOS_PARTITION
87#endif
88
89/*
90 * LCD
91 */
92#ifdef CONFIG_LCD
93#define CONFIG_LQ038J7DH53
94#define CONFIG_VIDEO_LOGO
95#define CONFIG_CMD_BMP
96#define CONFIG_SPLASH_SCREEN
97#define CONFIG_SPLASH_SCREEN_ALIGN
98#define CONFIG_VIDEO_BMP_GZIP
99#define CONFIG_VIDEO_BMP_RLE8
100#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)
101#endif
102
103/*
104 * KGDB
105 */
106#ifdef CONFIG_CMD_KGDB
107#define CONFIG_KGDB_BAUDRATE 230400 /* kgdb serial port speed */
108#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
109#endif
110
111/*
112 * HUSH Shell Configuration
113 */
114#define CONFIG_SYS_HUSH_PARSER 1
Marek Vasut6375dad2010-07-19 11:23:07 +0200115
116#define CONFIG_SYS_LONGHELP
117#ifdef CONFIG_SYS_HUSH_PARSER
118#define CONFIG_SYS_PROMPT "$ "
119#else
120#define CONFIG_SYS_PROMPT "=> "
121#endif
122#define CONFIG_SYS_CBSIZE 256
123#define CONFIG_SYS_PBSIZE \
124 (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
125#define CONFIG_SYS_MAXARGS 16
126#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
127#define CONFIG_SYS_DEVICE_NULLDEV 1
128
129/*
130 * Clock Configuration
131 */
132#undef CONFIG_SYS_CLKS_IN_HZ
133#define CONFIG_SYS_HZ 3250000 /* Timer @ 3250000 Hz */
134#define CONFIG_SYS_CPUSPEED 0x210 /* 416MHz ; N=2,L=16 */
135
136/*
Marek Vasut6375dad2010-07-19 11:23:07 +0200137 * DRAM Map
138 */
139#define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
140#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
141#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
142
143#define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
144#define CONFIG_SYS_DRAM_SIZE 0x02000000 /* 32 MB DRAM */
145
146#define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
147#define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
148
149#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_DRAM_BASE
150
Marek Vasut6ef6eb92010-09-23 09:46:57 +0200151#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200152#define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SDRAM_1)
Marek Vasut6ef6eb92010-09-23 09:46:57 +0200153
Marek Vasut6375dad2010-07-19 11:23:07 +0200154/*
155 * NOR FLASH
156 */
157#ifdef CONFIG_CMD_FLASH
158#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
159#define PHYS_FLASH_SIZE 0x00080000 /* 512 KB */
160#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
161
162#define CONFIG_SYS_FLASH_CFI
163#define CONFIG_FLASH_CFI_DRIVER 1
164
165#define CONFIG_FLASH_CFI_LEGACY
166#define CONFIG_SYS_FLASH_LEGACY_512Kx16
167
168#define CONFIG_SYS_MONITOR_BASE 0
169#define CONFIG_SYS_MONITOR_LEN 0x40000
170
171#define CONFIG_SYS_MAX_FLASH_BANKS 1
172#define CONFIG_SYS_MAX_FLASH_SECT 256
173
174#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
175
176#define CONFIG_SYS_FLASH_ERASE_TOUT (25*CONFIG_SYS_HZ)
177#define CONFIG_SYS_FLASH_WRITE_TOUT (25*CONFIG_SYS_HZ)
178#define CONFIG_SYS_FLASH_LOCK_TOUT (25*CONFIG_SYS_HZ)
179#define CONFIG_SYS_FLASH_UNLOCK_TOUT (25*CONFIG_SYS_HZ)
180#define CONFIG_SYS_FLASH_PROTECTION
181
182#define CONFIG_ENV_IS_IN_FLASH 1
183#define CONFIG_ENV_SECT_SIZE 0x10000
184#else
185#define CONFIG_SYS_NO_FLASH
186#define CONFIG_ENV_IS_NOWHERE
187#endif
188
189#define CONFIG_ENV_ADDR 0x40000
190#define CONFIG_ENV_SIZE 0x4000
191
192/*
193 * IDE
194 */
195#ifdef CONFIG_CMD_IDE
196#define CONFIG_LBA48
197#undef CONFIG_IDE_LED
198#undef CONFIG_IDE_RESET
199
200#define __io
201
202#define CONFIG_SYS_IDE_MAXBUS 1
203#define CONFIG_SYS_IDE_MAXDEVICE 1
204
205#define CONFIG_SYS_ATA_BASE_ADDR 0x20000000
206#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0
207
208#define CONFIG_SYS_ATA_DATA_OFFSET 0x10
209#define CONFIG_SYS_ATA_REG_OFFSET 0x10
210#define CONFIG_SYS_ATA_ALT_OFFSET 0x10
211
212#define CONFIG_SYS_ATA_STRIDE 1
213#endif
214
215/*
216 * GPIO settings
217 */
218#define CONFIG_SYS_GAFR0_L_VAL 0x00000000
219#define CONFIG_SYS_GAFR0_U_VAL 0xa5180012
220#define CONFIG_SYS_GAFR1_L_VAL 0x69988056
221#define CONFIG_SYS_GAFR1_U_VAL 0xaaa580aa
222#define CONFIG_SYS_GAFR2_L_VAL 0x6aaaaaaa
223#define CONFIG_SYS_GAFR2_U_VAL 0x01040001
224#define CONFIG_SYS_GAFR3_L_VAL 0x540a950c
225#define CONFIG_SYS_GAFR3_U_VAL 0x00000009
226#define CONFIG_SYS_GPCR0_VAL 0x00000000
227#define CONFIG_SYS_GPCR1_VAL 0x00000000
228#define CONFIG_SYS_GPCR2_VAL 0x00000000
229#define CONFIG_SYS_GPCR3_VAL 0x00000000
230#define CONFIG_SYS_GPDR0_VAL 0xc26b0000
231#define CONFIG_SYS_GPDR1_VAL 0xfcdfaa93
232#define CONFIG_SYS_GPDR2_VAL 0x7bbaffff
233#define CONFIG_SYS_GPDR3_VAL 0x006ff38d
234#define CONFIG_SYS_GPSR0_VAL 0x0d9e45ee
235#define CONFIG_SYS_GPSR1_VAL 0x03affdae
236#define CONFIG_SYS_GPSR2_VAL 0x07554000
237#define CONFIG_SYS_GPSR3_VAL 0x01bc0785
238
239#define CONFIG_SYS_PSSR_VAL 0x30
240
241/*
242 * Clock settings
243 */
244#define CONFIG_SYS_CKEN 0x01ffffff
245#define CONFIG_SYS_CCCR 0x02000210
246
247/*
248 * Memory settings
249 */
250#define CONFIG_SYS_MSC0_VAL 0x7ff844c8
251#define CONFIG_SYS_MSC1_VAL 0x7ff86ab4
252#define CONFIG_SYS_MSC2_VAL 0x7ff87ff8
253#define CONFIG_SYS_MDCNFG_VAL 0x0B880acd
254#define CONFIG_SYS_MDREFR_VAL 0x201fa031
255#define CONFIG_SYS_MDMRS_VAL 0x00320032
256#define CONFIG_SYS_FLYCNFG_VAL 0x00000000
257#define CONFIG_SYS_SXCNFG_VAL 0x40044004
258
259/*
260 * PCMCIA and CF Interfaces
261 */
262#define CONFIG_SYS_MECR_VAL 0x00000003
263#define CONFIG_SYS_MCMEM0_VAL 0x0001c391
264#define CONFIG_SYS_MCMEM1_VAL 0x0001c391
265#define CONFIG_SYS_MCATT0_VAL 0x0001c391
266#define CONFIG_SYS_MCATT1_VAL 0x0001c391
267#define CONFIG_SYS_MCIO0_VAL 0x00014611
268#define CONFIG_SYS_MCIO1_VAL 0x0001c391
269
270#endif /* __CONFIG_H */